搜索资源列表
fir_csd
- vdhl实现FIR,乘法器采用CSD编码,在资源紧张情况下,可省去很多资源-vdhl achieve FIR, multiplier using CSD coding, in the case of resource constraints, can save a lot of resources
fir
- 利用系数奇对称的性,节约一半乘法器资源,实现平行FIR滤波器的功能。-The function of parallel FIR filter is realized by using oddly symmetric coefficients and saving half of the multiplier resources.
Multiplier
- 复用全加器来实现乘法器, 通过从右到左互为输入输出,实现低位计算。最左向高位输出。具体要求请参见附带的PDF。-Multiplexing a multiplier to achieve full adder, input and output by each other right to left, the least significant bits is calculated. Most left output to high. Specific requirements Refer to
dfe_filter
- DEF算法的FIR滤波器verilog代码,内有乘法器IP核,可直接仿真使用-DEF algorithm for FIR filter verilog code with multiplier IP core, can be directly used simulation
lesson1
- Quartus 乘法器搭建 ,数字电路实验例程,初学者可参考-Quartus multiplier build, digital circuit experimental routines
chengfaqi
- 经过改良的乘法器,硬件实现,FPGA,verilog源码-Improved multiplier, hardware implementation, FPGA, Verilog source code
mux8
- 利用拨码开关,实现四位二进制与四位二进制的乘法器,结果转换为十进制,并通过数码管显示。-Using the DIP switch to achieve four binary and four binary multiplier, the results are converted to decimal, and through the digital display.
fec
- RS编码电路 ,包括乘法器的模块和编码部分 RS编码器\mula_0.v RS编码器\mula_1.v RS编码器\rscode.v(The RS encoding circuit includes a multiplier module and an encoding section RS encoder \mula_0.v RS encoder, \mula_1.v, RS encoder, \rscode.v)
booth
- 16位booth乘法器的实现:先将被乘数的最低位加设一虚拟位。开始虚拟位变为零并存放于被乘数中,由最低位与虚拟位开始,一次判定两位,会有4种判定结果。(The 16 bit booth multiplier to achieve: first the least significant bit is added with a virtual position. Start a virtual becomes zero and stored in the multiplicand, startin
第一次实验booth乘法
- mars上运行的booth乘法器,包括报告以及代码(Booth multiplier running on Mars)
EG8030-datasheet
- EG8030 三相SPWM 逆变器专用芯片 EG8030 是一款数字化的、功能完善的自带死区控制的三相纯正弦波逆变发生器芯片,可配置的四种工 作模式可应用于DC-DC-AC 两级功率变换架构或DC-AC 单级工频变压器升压变换架构。外接16MHz 晶体振荡 器,能产生高精度、失真和谐波都很小的三相SPWM 信号。并具备完善的采样机构,能够采集电流信号、温 度信号、三相电压信号,实施处理,实现输出稳压和各项保护功能。芯片采用CMOS 工艺,内部集成SPWM 正弦发生器、死区时间控制电路、幅度因子
e55_mul_addtree
- 实现4位乘法器的流水线操作计算,便于理解流水线(The implementation of pipelined operation of 4 bit multiplier is convenient for understanding pipelining)
verilog四则运算器
- verilog四则运算,包括加法器、乘法器、除法器,不过都是拾人牙慧,整理一下,供新手参考。(Verilog four operations, including the adder, multiplier and divider, but are written, tidy, for novice reference.)
15010120041_高瑞雪_lab2
- 在本实验中,将使用System Generator for DSP创建一个带乘法器和累加器的12-bit x 8-bit MAC(Multiplier Accumulator),并使用System Generator 的Resource Estimator块来估计资源利用率。 在仿真Simulink中的设计之后,将从该设计中生成VHDL代码和内核,并在Xilinx ISE Foundation开发软件中实现MAC。(Design, construct and verify the specifi
verilog
- 里面包括乘法器等多个verilog编码整理,大多数的编码应该都在内(It includes multiple Verilog coding collation, such as multiplier, and most of the codes should be included)
Lab4
- 布斯(Booth)乘法器是一種透過編碼後再運算所得到較佳效能乘法器 請嘗試描述說明 1. 布斯乘法器原理 2. 布斯乘法器組成架構 3. 並嘗試完成布斯乘法器(The Booth multiplier is a better performance multiplier that is encoded and then computed Please try to describe the descr iption 1. Booth multiplier principle Boo
multi_booth
- booth乘法器,实现普通booth乘法算法(Booth multiplier to implement the common Booth multiplication algorithm)
modified_booth_multiplier
- quartus ii项目文件包,功能是改进的booth乘法器,节省时钟,已完成仿真。(This zip file contains a quartus ii project, which can fufill multiple function. It is done by using a modified booth multiplier.)
FIR
- 采用加法树设计8位乘法器,具有流水线结构7阶FIR滤波器,输入序列信号字长4位表示,并且是无符号数。(An adder tree is used to design the 8 bit multiplier, which has a pipelined 7 order FIR filter. The input sequence signal is 4 bits, and it is an unsigned number.)
fixpmul
- verilog 有符号数 乘法器模块(verilog signed multiplyer)