搜索资源列表
cpu-and-ram
- 这是一个用VHDL语言写的简单带存储器的CPU设计,不涉及流水线设计,只是简单的利用QUARTUES II里的ram-This is a simple memory write VHDL CPU design, does not involve the assembly line design, simply use the ram in QUARTUES II
the-strong-cpu-design
- 增强型CPU设计,带有PC指针与存储器,用VHDL语言写的,不含流水线设计,实现二进制灯循环亮-Enhanced CPU design, with the PC pointer memory write VHDL language, non-pipelined design to achieve binary bright light cycle
CPU_16
- vhdl实现cpu,在实验台上模拟访存,实现简单的四则运算以及跳转-a cpu by vhdl and used on table
CPU-with-VHDL-16-32
- 在quartus中运行的32位指令集的16位CPU程序,模块化设计,包括MBR, BR, MR, ACC, MAR, PC, IR, CU, ROM, RAM, ALU等模块-In the the quartus run 32 16-bit CPU instruction set procedures, modular design, including the MBR, BR, MR, the ACC, the MAR, the PC, the IR CU, the ROM, RAM, ALU
vhdl-pipeline-mips0
- MIPS CPU WITH PIPELINE procesador MIPS-FZA -- Autor: mahdi ahmadi -- Email: mahdi@fza.ir -- mahdifza@yahoo.com -- -- Version: 1.0
CPU
- 基于VHDL语言的简单CPU,实现简单的加、减、乘-VHDL language based on the simple CPU, to achieve a simple addition, subtraction, multiplication
VHDL-cpu
- 根据计算机组成原理课程所学的知识和本课程所讲的设计思想,设计一个给定指令系统的处理器,包括:VHDL语言的实现;FPFA芯片的编程实现; -Based on the knowledge and the curriculum computer architecture course learn about design thinking, design a given the instruction system' s processor, including: the realizat
vhdl
- vhdl cpu芯片逻辑设计的一部分实现 只有一小部分 大家可以看一下 寄存器 加法器之类的-vhdl cpu chip logic design part of its implementation only a little part everry look and see b=about registers adder and so on
cpu
- 《vhdl编程实例》(第四版)内的cup设计源代码 -Cup design source code " vhdl programming examples" (fourth edition)
CPU
- 在THINPAD平台上的50M时钟5级流水支持THCOMIPS指令集的CPU,并附带8核扩展,内有详细实验报告。全部用VHDL编写,并附有样例验证程序,开发环境为ISE 14.1。-Water support THCOMIPS instruction set CPU 50M clock the THINPAD platform 5 and comes with an 8-core extension, within a detailed test report. All written usin
cpu
- VHDL编写的CPU源码,可嵌入SOPC系统开发-Prepared by the VHDL the CPU source, embeddable SOPC system development
CPU
- CPU设计时间报告,VHDL含有详细代码,下载到实验台后能用-Can be used after the the CPU design time report, VHDL contains detailed code downloaded to the bench
intheend
- VHDL设计CPU完整版的VHDL实验程序和下载到实验台上的程序 可能有一些小的错误需要自己调整一下 包括取值、运算、存出、写回和控制几大模块-The full version of the VHDL design CPU VHDL experimental procedures and downloaded to the experimental stage, the program may have some small errors need to adjust the values, c
TEST-CPU-2
- 基于VHDL语言的微指令控制的CPU,16位地址线-VHDL language based on the microinstruction control of the CPU, 16-bit address lines
cpu
- EDA工具描述下的8位CPU硬件描述语言VHDL的设计-failed to translate
cpu
- 本代码主要通过VHDL语言描述了一个CPU,包含了MAR,MBR,PC,BR,ALU,ACC等一系列寄存器。-The code is mainly described by VHDL language a CPU contains a series of MAR, MBR, PC, BR, ALU, ACC register.
cpu
- 用VHDL写的一个cpu程序,可以在实验台上运行运行,包括各种基本的寻址方式,里面还含有每个模块的波形-Use VHDL to write a cpu program that can run on the bench run, including a variety of basic addressing modes, which also contains the waveform of each module
cpu
- 简易cpu 课程设计 vhdl modelsim-Easy cpu curriculum design vhdl modelsim
CPU
- 东南大学VHDL课程CPU设计 Verilog语言-Southeast University, CPU design Verilog language VHDL course
8Bit-CPU
- 8 Bit RISC CPU implementation in VHDL