搜索资源列表
fftip
- Quartus中fft ip core的使用-Quartus in the use of fft ip core
lcd_drv
- IP core for LCD controller of Xilinx FPGA
power_gating
- ieee paper on power gating and can be use full for implementing on ip core
sdram_ver_134
- This code is a SDRAM Controller IP Core for FPGA to interface with SDRAM Memory. This code is based Xilinx FPGA Playform.
sdram_vhd_134
- This code is a SDRAM Controller IP Core for FPGA to interface with SDRAM Memory. This code is Verilog. This code is based Xilinx FPGA Playform.
UARTipcore
- 这是一个关于UART的IP核,用VHDL写的。经过本人的鉴证,非常实用并且写的非常好。-This is one of the IP core on the UART, using VHDL written. After my verification, very practical and very well written.
PIC10_RISC_Verilog
- The PIC10-compatible microcontroller core was implemented as part of a client project where a small PIC-compatible microprocessor IP Core was needed to be integrated into a CPLD or FPGA. This allowed extremely fast but yet simple firmware programming
8086IP
- 用硬件描述语言编写的8086 IP CORE-Using hardware descr iption language of the 8086 IP CORE
IPcore
- 非常有用的IP核资源,里面包含了JTAG,MEMORY,PCI,SDRAM和USB1.1等内容,期望对大家有用-A very useful IP core resources, which includes the JTAG, MEMORY, PCI, SDRAM, and USB1.1 and other content, expectations for all of us
C8051_mega_core.tar
- 8051单片机软核,测试代码和仿真环境,可直接上fpga使用,是一个成熟的ip核。经本人仿真以及在fpga上测试,完全正常。-8051 soft ip core, testbench, simulation environment
altera_up_avalon_sd_card_interface_91
- 修改后的Altera大学计划IP Core,可用于QII9.1及9.1SP1-Revised Altera University Program IP Core, can be used for QII9.1 and 9.1SP1
fifoed_avalon_uart9.1_applicaton
- 用于Altera Avalon总线的、具有FIFO缓冲的Uart数据串口IP核以及应用于Nios2的、真正可运行的、容易移植的C代码。-Fifoed avalon uart IP core and C code for the IP core.
arm7verilog
- ARM 7 免费ip 核, verilog语言描述-arm7 free ip core, verilig DHL
CANProtocolControllerIPCoreinVerilog
- 一种基于CAN协议的IP核源代码,用Verilog语言实现-CAN Protocol Controller IP Core in Verilog.
USB2.0DeviceControllerIPCoreDesignandVerification.
- USB2.0设备控制器IP核的设计与验证-USB2.0 Device Controller IP Core Design and Verification
FPGA_RS232
- 为增加系统稳定性,减小电路板面积,提出一种基于FPGA的异步串行口IP核设计。该设计使用VHDL硬件描述语言时接收和发送模块在Xilinx ISE环境下设计与仿真。最后在FPGA上嵌入UART IP核实现电路的异步串行通信功能。该IP核具有模块化、兼容性和可配置性,可根据需要实现功能的升级、扩充和裁减。-In order to increase system stability, reduce board space, presents a FPGA-based asynchronous ser
usb20_ipcore_usb_funct
- usb 2.0协议的ip核,可用,里面程序有文档说明-usb 2.0 protocol ip core, can be used, which procedures are documented
8051IP
- mc8051 IP Core源代码供学习和研究,严禁用于商业目的-mc8051 IP Core source code available for study and research for commercial purposes is strictly prohibited
sd_slave_device
- verilog source code for SD card SLAVE DEVICE IP-Core
cordic
- altera cordic ip core, 包含文档,完整设计,以及测试向量-altera coedic ip core, including the document, whole design, and the testbench.