搜索资源列表
S3C2440_H324
- 在现有的PSTN 网络上构建了一个嵌入式终端平台,该平台基于RISC 架构ARM 处理器S3C2440A,符合国际电联ITUT 建议的H.324 协议。此系统平台在原有的MCU+DSP 的架构基础上提出一种纯基于RISC 架构的ARM 处理器的可视电话 平台,该方案更加灵活, 可以用于现有的办公,家庭等环境.-Build a embedded platform of the ARM920T core RISC CPU S3C2440, which can connected to PST
sequenceur_demo
- sequenceur,该模块的主要功能是，控制器，在基本的risc架构中，实现各个模块的控制-sequenceur，control
wallace
- it is a multiplier used in RIsc architecture based processor.......
MK7A11BP
- Datasheet for MCU MK7A11BP, is an 8 bit RISC high performance microcontroller. It is equipped with 1Kx14bits OTP(One Time Programmable) ROM, 32 Bytes RAM, Timer/Counter, Interrupt, LVR(Low Voltage Reset)and I/O ports in a single chip.
cn_mega16-16L
- MEGA16-16L型号的中文说明资料，里面介绍RISC 结构，JTAG 接口，外设特点，I/O 和封装，特殊的处理器特点-MEGA16-16L models explanatory information in Chinese, which introduced the RISC architecture, JTAG interface, peripheral features, I/O and packaging, special features of the processor, and
RISCCPU
- 简单的CPU设计流程PPT，用于教学目的，可综合的verilog HDL设计。-A simple CPU design process PPT, for teaching purposes, can be integrated verilog HDL design.
arch
- emulator of RISC - architecture
ARM
- 文档基于一个余从未见过的操作系统 RISC OS，但基本的东西如指令集是跨越厂商和平台的，汇编格式等差异应当不是大问题。余从中选译了指令集部分，没有选取依赖于特定硬件和工具的内容-I have never seen a document based on an operating system, RISC OS, but the basic things such as instruction set across vendors and platforms, the compilation o
en_mega16-16L
- AVR使用RISC指令集的8位单片机mega16芯片资料芯片资料，megal6英文-AVR using the RISC instruction set of the 8-bit microcontroller chip mega16 data chip data, megal6 English
1
- HCS12X微控制器系列是HCS12系列的升级版，XGate外围处理器又是其重要的组成原件。XGATE是一款能够独立运行在主CPU上的可编程内核，可以匹配所有S12终端以及RISC设备。本篇应用比价就介绍了如何配置以及使用XGATE。-HCS12X micro-controller family is the HCS12 series of upgrades, XGate external processor is also an important component of its origi
riscfile
- 本程序主要介绍了risc处理器的基本功能单元的程序，以及文档说明，希望对大家有用-This program focuses on a risc processor, the basic functional unit of the procedures and documentation and hope for all of us
netbook--R3306_C6036
- 一份netbook low cost x86 risc solution 原理圖-A netbook low cost x86 risc solution diagram
RISC_CPU
- Verilog写的简单处理器QuartusII下可编译 //指令 操作码 源寄存器 目的寄存器 操作 // NOP 0000 xxxxx xxxxxx 空操作 //ADD 0001 src dest dest<=src+dest //SUB 0010 src dest dest<=dest-src //AND 0011 src dest dest<=src&&dest //NOT 0100 src dest dest<
MIPS_IP
- 经典的RISC 计算死体系MIPS 源码VHDL版-Classic RISC MIPS source computing system for VHDL version of death
alu
- mcu，risc cpu Verilog源代码-mcu，risc cpu Verilog
PICcontrollerClanguage
- PIC单片机C语言教程 包含大量实例程序 帮助初学者迅速入门 其中也介绍了数字信号处理DSP，可编程逻辑控制器PLC,高级精简指令处理器ARM-PIC Microcontroller C language tutorial contains a large number of example programs to help beginners started quickly, which also introduced digital signal processing DSP, progra
ADCS+7153464
- UM0339 User manual SuperH™ (SH) 32-bit RISC series SH-4, ST40 system architecture, volume 1: system-UM0339 User manual SuperH™ (SH) 32-bit RISC series SH-4, ST40 system architecture, volume 1: system
ADCS+7181720
- UM0340 User manual SuperH™ (SH) 32-bit RISC series SH-4, ST40 system architecture, volume 2: bus interfaces-UM0340 User manual SuperH™ (SH) 32-bit RISC series SH-4, ST40 system architecture, volume 2: bus interfaces
rad6000
- The Lockheed Martin Federal Systems RAD6000 is a low cost, high performance 32-bit Reduced Instruction Set Computer (RISC) that combines the popular and proven PowerArchitecture of the IBM RISC System/6000 workstation with radiation h
PipelineCPU
- Quartus II 7.2环境中，采用硬件描述语言VHDL独立完成了基于MIPS指令集的32位RISC处理器的逻辑设计-quartusII mips pipeline 32bit cpu design