搜索资源列表
8051IPcore,verilogHDL实现
- 用verilog写的很好的cpu core-using Verilog write a good cpu core
ARMCORE
- 用verilog语言实现的ARM7处理器的标准内核的源代码程序,nnARM, 具有很好的参考价值-using Verilog language of the standard ARM7 processor core source code procedures nnARM, who have a good reference value
aes_core
- AES高级加密算法的verilog语言实现。同时附有AES协议的pdf文档,和此代码的测试程序,可作为一个IP核直接使用,可减少开发人员的设计时间。-AES Advanced Encryption Algorithm Verilog language. While the agreement with AES pdf documents, and that this code of the test procedure can be used as an IP core direct use,
ARM_Core
- arm verilog hdl ip core-arm Verilog HDL core ip
avalon-i2c
- 基于verilog的I2C实现,可以通过软核或者ARM核进行控制哦。(The implementation of I2C based on Verilog can be controlled by soft core or ARM core)
FFT v1
- IP core fft verilog code example
06_pll_test
- 锁相环IP核的使用,包括详细的配置,适合学习使用;(The use of PLL IP core, including detailed configuration, suitable for learning to use;)
10_rom_test
- rom ip核的配置,以及测试文件,适合初学者使用。(ROM IP core configuration, as well as test files, suitable for beginners to use.)
help_lib
- 1.JESD204B协议 2.Xilinx的JESD204B phy 核手册 3.Xilinx的JESD204B rx_tx 核手册7.1 4.Xilinx的JESD204B rx_tx 核手册7.2 5.verilog实现串口发送(1.JESD204B protocol 2.Xilinx JESD204B PHY core manual 3.Xilinx JESD204B rx_tx core manual 7.1 4.Xilinx JESD204B rx_tx core man
MIPS-Verilog-master
- MIPS R3000 microprocessor core
parallel_norflash_test
- ISE工程,并行nor flash的读、写、擦出,其中有个调用FIFO16-16的IP核,已经在工程中(ISE engineering, parallel nor FLASH read, write, erase, where there is a call FIFO16-16 IP core, has been in the project)
Module基础全集
- 如题,各种veirlog 基础代码大全,虽功能不及ip核,但却可以学习到很多(For example, all kinds of veirlog base code, though not as functional as IP core, can learn a lot)
SHA256_SYSTEM
- 利用硬件(可编程逻辑器件FPGA)实现密码算法SHA256,在FPGA中嵌入软核NIOSii,在NIOSii上进行软件编程。 硬件EDA工具为ALTERA的Quartus ii,软件IDE为eclipse(嵌在Quartua中)。(The hardware (programmable logic device FPGA) is used to implement the cryptographic algorithm SHA256, and the soft core NIOSii is em
iir_2n_ip_float_demo
- 使用altera提供的ip核,实现了浮点数运算的2阶iir滤波器,结果与matlab运算结果相同。(Using the IP core provided by Altera, the 2 order IIR filter of floating point operation is implemented, and the result is the same as that of MATLAB operation.)
at7_ex04
- 通过LED闪烁控制器的代码,使用Vivado工具配置定义一个IP核,在用户工程中可随意添加这个IP核作为设计的一部分,如同Vivado自带的IP核一样方便调用和集成。(Through the code of the LED scintillation controller, the Vivado tool is configured to define a IP core, and the IP kernel can be added as part of the design at rando
Audio_whistle_suppressor
- 探讨了一种数字移频法啸叫检测与抑制音频功率放大实验测试系统设计方案,用来实现带啸叫检测与抑制音频功率放大.系统以 FPGA 为控制核心(This paper has designed a testing system for an audio power amplifier with howling detection and suppression which is used to achieve howling detection and suppression audio power am
FIR设计实现sgh
- FIR滤波FPGA实现 ,已在仿真软件上验证实现,不是IP核,不是ip核。(FIR filter FPGA implementation, has been verified in the simulation software, not IP core, not IP core.)
PLL
- 本次的设计主要任务是学会调用锁相环 IP 核,并对其进行仿真, 具体要求如下:(1)熟练掌握调用锁相环 IP 核的详细步骤。将 50M 的时钟分成 20MHz 和 100MHz 两个时钟(2)对锁相环进行仿真,验证 调用的锁相环的正确性。(The main task of this design is to learn to call the phase-locked loop IP core.)
8051 Verilog Code
- 8051 Core Verilog RTL code
cordic
- 该程序实现了Cordic算法,未调用IP核通过Cordic算法进行三角函数运算(This program implements Cordic algorithm and does trigonometric function operation through Cordic algorithm without calling IP core.)