搜索资源列表
fsmc_ad9215
- 主要是基于FPGA(EP2C8Q208I8)下的高速AD9215驱动，程序语言为Verilog,开发环境为quartusII 7.0,为一工程，可直接下载到FPGA中，含电路图-Mainly based on the high-speed AD9215 FPGA (EP2C8Q208I8) under the driver, the programming language for Verilog, a development environment for quartusII 7.0, for
brick_vdhl_vga
- 采用VHDL语言编写的打砖块游戏，由VGA等多个模块组成，编程软件是QuartusII，主控芯片是CycloneII。-Using VHDL language Arkanoid game the VGA and other modules, the programming software is QuartusII, the main chip is CycloneII.
test2
- 实验2：流水灯 实验步骤 1. 启动QuartusII建立一个空白工程,保存为led_water.qpf. 2. 将test2\ledwater.v、int_div.v、setup.tcl拷入工程目录。 3. 将ledwater.v、int_div.v加入工程并进行综合编译，察看编译报告。从ledwater.v、int_div.v创建符号文件led.bsf、int_div.bsf。 -Experiment 2: water lamp experiment 1. Start t
PCF8563
- quartus ii 实时时钟pcf8563工程及源码 Verilog hdl 实现iic总线-quartusii realtime pcf8563 project and code and IIC verilog hdl
I2C
- FPGA的I2C源码，基于Altera QUartusII的开发环境。-I2C-source FPGA-based Altera QUartusII development environment.
Quartus_II-User-Guide
- quartusII实用操作手册，适用于初学者学习参考-quartusII User Guide
mux21
- 二选一多路选择器的设计压缩包, 采用原理图方式和VHDL方式,quartusII 软件设计, 包含各种设计文件及目标下载文件.-mux21 design package, adopts the principle diagram method and VHDL, quartusII design software, download file contains all kinds of design documents and target.
EP2C5T144_VGA
- VGA EP2C5T altera QuartusII VHDL FPGA CPLD passed
S2_counter_NEW
- 设计一个以十进制为基础的计数器，实现从 0 开始的计数功能；本实验主要是利用开发板上面的数码管实现一个十进制计数器的功能，计数范围0000-9999，可实现循环计数。先输入verilog 程序，然后在 QuartusII 中做波形仿真，通过后下载程序在数码管上查看计数器的功能。-Designing a decimal-based counters, a zero-counting function this experiment is the use of digital control b
12bityiweijicunqi
- 基于quartusii的vhdl12位指数清零移位寄存器，可以用于实现任意序列流水灯等程序功能-Quartusii based index of vhdl12 bit shift register is cleared, any sequence can be used to implement water lights and other program features
led
- 利用quartusii软件编程平台实现led点阵的汉字滚动显示功能，模拟广告牌-Quartusii use software programming platform led dot matrix character scrolling display, analog billboard
d_clock
- 基于QUARTUSII，电子时钟，可用，VHDL以及原理图。-Based QUARTUSII, electronic clock, available, VHDL and schematic.
FPGA应用
- 本书系统地介绍了FPGA的基本设计方法，通过丰富的实例讲解Quartusii与modelsim等常用EDA工具稍微开发流程
adc0809
- ADC0809驱动，VHDL语言描述，开发环境QUARTUS-ADC0809 driver, VHDL language, development environment QUARTUSII
test
- 基于FPGA的数字秒表（数码管扫描）程序。 平台：quartusII 15.0-FPGA-based digital stopwatch (digital scan) program. Platform: quartusII 15.0
tlv5638_ise12migration
- 使用SPI通信协议，quartusII开发环境，编写5638驱动-Using SPI communication protocol, quartusII development environment, the preparation of 5638 drivers
CPU
- 使用QuartusII软件，利用VHDL语言设计实现CPU,其中包含时序图仿真。-Using software QuartusII, using VHDL language to design the CPU, which contains sequence diagram simulation.
QuartusII_IP_Core
- 以设计双端口RAM为例说明QuartusII中利用免费IP核的设计的详细教程-To design dual-port RAM as an example of the use of a detailed tutorial QuartusII free IP core design
fft_streaming
- 关于QuartusII FFT ip核的使用，采用Streaming模式，包含Modelsim仿真程序-About QuartusII FFT ip nuclear use, using Streaming mode, including Modelsim simulation program
fulladder
- 关于全加器的VHDL设计文件，已做好的quartusII软件编程文件，直接下载就可以打开-About full adder VHDL design documents, quartusII software programming files have been prepared directly download can open