搜索资源列表
5-verilog-programs
- the file contains 5 verilog source codes 1. varying pulses 2. DRAM 3. FIFO 4. UART 5. 16 bit divider
Verilog
- 设计一个自动售货机,此机能出售1元、2元、5元、10元的四种商品。用于modelsim verilog 语言的编写-To design a vending machine, this function is the sale of 1 yuan, 2 yuan, 5 yuan, 10 yuan of the four commodities. The sale of what kind of goods to the customer pressing a button and digital
verilog
- Verilog 中文教學 1.簡介 2. Verilog 的模型 3. Verilog 的架構 4. MAX+plus II 的 環境 5. 基本資料型態 6. 輸出入埠的宣告 7. 邏輯閘階層模型的敘述 8. 資料流模型的敘述 9. 行為模型的敘述 10. 編譯命令 11. 循序邏輯電路範例
verilog
- 八路彩灯控制系统,彩灯可以实现,从左到右顺次亮,全亮后逆次序渐灭。(2)从中间到两边对称地渐亮,全亮后仍由中间向两边逐次渐灭。(3)8路灯分两半,从左至右顺次渐亮,全亮后则全灭。-Eight lanterns control system, the lantern can be achieved, from left to right sequence bright, full brightness gradually eliminate the inverse order. (2) fade
filter_dds_10.29_7.2
- 一个经过处理的FIR filter, verilog HDL实现在FPGA上-One new design of digital FIR filter , which can be implemented in FPGA kit
verilog--uart
- verilog实现uart功能的FPGA应用,适用于Cyclone 2系列-verilog uart function of FPGA applications in the Cyclone Series
verilog--sram
- ram的fpga应用,用verilog语言实现,适用于cyclone 2系列-ram the fpga application verilog language applicable to cyclone 2
verilog
- 用verilog语言实现ps/2键盘的输入-Ps/2 keyboard input verilog language
Simplified-2-frequency-divider
- 用verilog语言编写的两个2分频小程序,通过了验证。-Two small written in Verilog language frequency divider applet, passes validation.
codlab-17-2-12
- Verilog programs- multiplexer, encoder etc
Pipeline-2.zip
- Pipeline processor verilog components ,Pipeline processor verilog components
1.2-led_change
- verilog代码控制led改变 使用xlinx开发平台-led_change verilog
assignment-1-(2)
- verilog coding of basic concept
2-25
- 这个是有关抢答器的代码,主要是针对Verilog语言的,包含详细的模块设计图,设计文档以及整个模块设计的代码和架构图。-This is the code Responder Verilog language, contains a detailed module design, design documentation, as well as the entire module design code and architecture diagram.
LAB-2
- 用FPGA实现对VGA的控制,没有用到niosII,只是用硬件描述语言verilog。整个工程。-With FPGA VGA control is not used niosII, just verilog hardware descr iption language. The entire project.
RD1088_rev01.2
- FPGA或CPLD读取SD卡的IP核,基于wishbone接口,支持SDHC2.0,包含了使用说明,为Verilog语言编写-FPGA or CPLD reads the SD card IP core, based on the wishbone interface, support SDHC2.0, contains instructions for the Verilog language
Verilog-UART
- 功能:UART串口通讯实信实验 描述:本程序共四个模块 模块1:接收数据的波特率发生模块,接收模块在接收到下降沿时,通过标志位启 动该模块的波特率计数器,并在计数中返回一个采样标志位给接受模块, 通知接收模块采样; ---------------------------------------------------------------------- 模块2:数据接收模块,该模块一旦监测到数据输入端有下降沿,就立即启动波 特率(标志位置1),并使
lab-2-Memery-design-with-VerilogHDL
- 用verilog 编写的32位存储器代码,modusim仿真通过,包括原理图和代码,以实验报告形式写出-32-bit memory code written in verilog, through modusim simulation, including the principle diagram and code, in the form of a lab report write
PPC_VME-2.0
- 基于PowerPC和FPGA开发的VME控制器的VME接口,采用SOPC建立环境,利用Verilog开发了接口时序。-PowerPC-based and FPGA development VME VME controller interface, using SOPC build environment, the use of Verilog developed interface timing.
(15-7-2)BCH
- Verilog HDL 语言编写的(15,7,2)BCH编码和译码功能-Verilog HDL language (15,7,2) BCH encoding and decoding functions