搜索资源列表
Digital-signal-process-of-PFGA
- 数字信号处理 包括滤波器IIR FIR CORDIC的FPGA实现 资料中是VHDL语言 相应的配套包verilog程序-Digital signal processing includes a filter IIR FIR CORDIC on FPGA is VHDL language data corresponding supporting package verilog program
FIRfilterverilogHDL
- FIR滤波器的verilog HDL代码示例,以16阶为例-Verilog HDL code for fir filter
filter_FIR
- fir filter is made in the verilog
FIR_16bits_LP
- This is a verilog code for Low pass FIR Filter which inputs 16bit wide.
1M_200k_-firstandard
- 1M_200k_低通fir10阶verilog标准代码-1M_200k_ order lowpass fir 10 verilog standard tags
dac_900
- DAC900芯片驱动的Verilog语言描述,亲测可用。另外的是FIR滤波代码和DDS波形发生器的代码。既可单独使用,也可以整合在一起。-DAC900 chips driven Verilog language descr iption, pro-test available. Another is the FIR filter code and DDS waveform generator code. Either used alone or can be integrated.
FIR_filter
- 基于FPGA实现FIR滤波器功能 使用芯片为EP2C8Q208C8N,实现FIR滤波器的设计,使用Verilog语言编程,本例子有工程文件、仿真、波形,经过测试可以使用。-FIR filter function based on FPGA chip to use EP2C8Q208C8N, achieve FIR filter design using Verilog language programming, the present examples are engineering doc
DIGITAL-SIGNAL-PROCESSING-WITH-FPGA
- 数字信号处理的FPGA实现最新版的源代码,涉及FFT变换、IIR、FIR数字滤波器等的verilog及vhdl代码-<digital signal processing with FPGA> (the latest version) . the source code involving FFT transform, IIR, FIR digital filters by verilog and vhdl.
project_fir_test
- 基于verilog的FIR滤波器设计,使用BASYS3作为开发工具-Verilog based FIR filter design, the use of BASYS3 as a development tool
dfe_filter
- DEF算法的FIR滤波器verilog代码,内有乘法器IP核,可直接仿真使用-DEF algorithm for FIR filter verilog code with multiplier IP core, can be directly used simulation
firfilterPfpga
- FIR滤波器的仿真,使用ISE软件verilog语言。其中滤波器系数为matlab产生的.coe文件,并产生testbench文件进行仿真。-FIR filter verilog coe testbench
multimevel
- fir滤波器的Verilog程序,看看吧,还不错!()