搜索资源列表
restoring
- restoring除法器设计 经典算法了,可以仿真通过-divider restoring a classical algorithm design, simulation can be adopted
svc_timer33ms
- Verilog 下脉冲发生器的源代码,可用于模拟三相交流电过零点,主要用于调试一些类似SVC(无功补偿)控制器的一些算法-Pulse generator under the Verilog source code, can be used to simulate three-phase alternating current zero-crossing point, mainly for debugging similar SVC (reactive power compensation) co
H_264_Baseline_Profile
- 一篇介绍H.264基线规范算法实现的论文-Introduced an algorithm H.264 baseline specification of the paper
butterfly-verilog
- VHDL的DCT变换.蝶型算法,很好用的,希望能有帮助-The DCT transform VHDL. Butterfly algorithm, very good with the hope that it can be helpful
case4
- DA算法中的使用的查找表模块,本程序先设计查找表,然后设计4*4DA算法模块,之后进行位扩展和字扩展得到32阶滤波器程序.附带4各表,和FIR滤波器序数-DA algorithm used in the lookup table module, the design of the program first look-up table, and then design 4* 4DA algorithm module, after the word-bit expansion and extens
QAM
- 以QAM系统设计为例——介绍在FPGA中实现DSP算法-QAM system as an example to the design- introduced in the realization of DSP algorithms in FPGA
FPGA_FFT
- 基于VHDL语言的一个FFT快速傅里叶变换程序。采用4蝶形算法-VHDL language based on a FFT Fast Fourier Transform procedure. 4 butterfly algorithm used
DES
- DES算法的FPGA实现 希望能有用 。-DES algorithm can be useful to achieve the desired FPGA
median_filterCode
- 采用快速中指滤波算法实现图像的中值滤波,使用VHDL语言ISE环境-Image Median Filter
qpsk
- 基于vhdl的qpsk算法研究与性能测试-Qpsk of vhdl-based research and performance testing algorithm
DES
- DES加密算法的VHDL实现,采用流水线技术实现-The VHDL implement of DES encrypt algorithmic
cordic
- cordic算法FPGA实现,有帮助的,大家参考下-FPGA realization of algorithm cordic
viterbi
- 一个vitrtbi算法的参考实现,verilog的-A reference implementation vitrtbi algorithm, verilog of
FIR
- 基于FPGA的FIR滤波器设计思想,里面有很好的算法供大家参考-FPGA-based FIR filter design ideas, there are very good for your reference algorithm
AES
- AES算法的verilog代码,即AES算法IP核-ip core for AES
sms4
- 这是sms4算法的硬件语言实现,所用的是VHDL语言。-This is a hardware algorithm sms4 language, the language used is VHDL.
Fingerprint_Identify
- 本项目名称是:基于FPGA的指纹识别模块设计。 主要内容为:本模块采用xilinx公司的Spartan 3E系列XC3S500E 型FPGA作为核心控制芯片,通过富士通公司的MFS300滑动式电容指纹传感器对指纹图象进行提取,然后对提取的指纹图像进行灰度滤波、图像增强、二值化、二值去噪、细化等预处理,得到清晰的指纹图象,再从清晰的指纹图象中提取指纹特征点,存入外部FLASH作为建档模板。指纹比对时,采用同样的方法获得清晰的指纹图像,建立比对模板,然后将比对模板与建档模板利用点模式匹配
book
- Verilog HDL与VHDL都是数字系统设计的硬件描述语言,VerilogHDL适合算法级,rtl,逻辑级,门级,而VHDL适合特大型的系统级设计。针对这些特点这两本书深入浅出的介绍了这两种语言。-Verilog HDL and VHDL design of digital systems is the hardware descr iption language, VerilogHDL suitable algorithm level, rtl, logic level, gate-lev
two_d_dct_serial
- 二维DCT变换,采用查找表的方法实现算法,分别通过列变换,再通过行变换,通过加法器乘法器以及流水线技术得出更快的结果!-two-dimention DCTtransform,the algorithm was implemented by look up table,via row trasforming and colum trasforming respectively
apb_bridge
- arm ambm 2.0 primecell算法 ahb 与 apb通讯的转换模块-arm ambm 2.0 primecell algorithm ahb conversion and communications module apb