搜索资源列表
8255
- Verilog语言描述的Intel8255 IP Core,本人已经在某项目中经过了物理验证的,可直接用于FPGA综合或ASIC综合。
usb1.1_Verilog
- usb1.1的设备控制器IP核,是用verilog硬件描述语言写的-USB1.1 IP core for device control, written with hardware describing language of Verilog.
two_d_dct_serial
- altera公司提供的适用于包涵DSP内核的FPGA的二维DCT变换源码,语言是:verilog 性能不错,不过资源消耗有点大,可以用来学习多项式变换的DCT算法-ALTERA companies covered in the application of FPGA DSP core 2D DCT source language is : Verilog performance is good, but a bit large consumption of resources can be us
risc cpu
- risc 8 bit cpu core verilog
VHDL语言实现的arm内核
- 5个ram核,arm6_verilog,arm7_verilog_1,arm7_VHDL,Core_arm_VHDL,nnARM01_11_1_3 arm6_verilog.rar 一个最简单的arm内核,verilog写的,有点乱 arm7_verilog_1.rar J. Shin用verilog写的arm7核心,结构良好,简明易懂 nnARM01_11_1_3.zip.zip nnARM开源项目,国防科技大学牛人ShengYu Shen写的,原来放在opencores上,
mipsdesign
- mips核代码,Verilog写的,希望对大家有用-mips core code, Verilog written
nnARM_core
- nnARM核源代码,用verilog编写,请需要的朋友下来研究,不要用于商业用途-nnARM core source code, using verilog write, please study the needs of a friend down, not for commercial purposes
open_cores_VGAcore
- 老外写的基于wishbone总线协议的VGA核控制器,Verilog版本适合于初学者学习VGA核控制器的原理以及总线协议的把握-Written by foreigners wishbone bus protocol based on the nuclear VGA controller, Verilog version is suitable for beginners to learn the principles of the controller and the VGA core gras
8051_source_2.8a
- 8051内核的hdl代码,实际上是verilog格式不过上载页面只有一个vhdl选择,值得一读, 里面对仿真和验证的说明很有含金量-the hdl code of 8051 core
NAND_Flash_Controller
- FPGA实现的NandFlash控制器(带ECC)文档+源代码。-FPGA implementation NandFlash controller (with ECC) document+ source code.
uart2bus
- uart接口到内部总线的IP核,采用VDHL和VERILOG语言编写。-UART interface to Bus IP Core in VHDL and verilog languages
pic10_verilog
- 用verilog实现了PIC10系列单片机的IP核,代码基本来自一篇国外的文章《A Microchip PIC-Compatible RISC CPU IP Core Design and Verilog Implementation》,对一部分进行了改进,主要包括对原文中有一些不可综合的@(posedge clk)语句的改写,使其能通过quartus的编译和综合,并且对跳转部分增加了比较多的注释,这篇文章写得非常好,感谢这篇文章的作者John Gulbrandsen先生,这篇文章让我学到了很多
I2C
- 一个基于Verilog的I2C核的设计,希望对大家有所帮助-Verilog based on the I2C-core design, I hope all of you to help
i2c.tar
- 是个I2C软核,使用verilog和vhdl实现的,含有testbench。-this is soft core of I2C in verilog rtl and VHDL.
hssdrc_latest
- SDRAM 控制器 Verilog实现,很有借鉴意义。-SDRAM controller core Verilog implementation。With good referential significance.
freedev_i2c
- FREEDEV数字应用开发板上的I2C总线IP核的verilog描述-FREEDEV digital application development board I2C bus IP core verilog descr iption of
user_logic_SEG7_LUT_8
- freeDev数字应用开发板中的七段数码管的IP核的verilog实现-freeDev digital application development boards in the seven-segment digital tube of the IP core implementation of the verilog
user_logic_VGA_Controller
- freeDev数字应用开发板中的VGA控制器的IP核的verilog实现-freeDev digital application development board of the VGA controller IP core implementation of the verilog
DDSVerilog
- Verilog 实现的DDS源码,可以配合NiosII软核使用 -Verilog realization of DDS source, you can use with soft-core NiosII
i2cslave_latest.tar
- VHDL/VERILOG FOR I2C Core