搜索资源列表
jiyu-FPGA-dianziqin
- 1) 主芯片：Altera 的FLEX10K20TC144-4 STC89C58RD+。 2) 要求扩展键盘接口电路,可以实现电子琴的一般功能，进行乐曲的手动演奏，此外还应该具有存储功能，可以将演奏的乐曲进行存储并在人工控制下进行回放。 3) 完成系统方案设计。 4) 编制相应的VHDL程序并进行相应的仿真工作，完成系统的调试工作。 5) 编写51系统程序，完成初始化、系统控制等功能。 6) 利用51系统实现系统的在线配置。 7) 发挥部分 可以进行乐曲的自动演奏。
FIR
- FIR结构数字滤波器，64阶。在Altera FPGA上验证通过-FIR digital filter structure, 64 bands. Verified by the Altera FPGA on the
de0_Schematic
- Altera FPGA DE0的原理图,包含一些经典的FPGA设计电路及相关的接口-Altera FPGA DE0 schematic, contains some classic FPGA design the interface circuit and related
flash_controller
- Altera下的FPGA运行Nios处理器的flash控制器-Altera
word
- Code was successfully implemented within ALtera FPGA with Quartus 6.0. It presents two polish own female names: ULA and ALA whose are scrolling on the 4-columns crystal LED. When you press the switch it will turn from ULA into ALA and continue scroll
niosii
- altera fpga nios2 demo qutarts file
dds
- dds算法的fpga实现 altera 根据不同设置，输出不同频率的信号源-dds algorithm to achieve fpga set according to different altera, the output of the signal source at different frequencies
tut_nios2_introduction
- This tutorial presents an introduction to Altera’s Nios R II processor, which is a soft processor that can be in- stantiated on an Altera FPGA device. It describes the basic architecture of Nios II and its instruction set. The NiosII processor a
niossramflash
- 在altera FPGA ep3c25器件上实现niosii+sram+flash-Altera FPGA ep3c25 in devices to achieve niosii+ sram+ flash
CIII_NiosII_Small
- altera fpga ep3c25器件niosii处理器最小系统，已编译通过，可直接下载-altera fpga ep3c25 processor minimum system niosii device has been compiled through direct download
EPPTOP
- 在altera fpga中实现epp模式的并口通信程序-epp model of parallel in fpga
a3951ddd-b7c8-4598-b873-4cefbaf1d211
- Altera公司的FPGA器件内带PLL的详细中文使用手册-Altera' s FPGA device PLL with a detailed user manual in Chinese
DE2_NIOS_DEVICE_LED
- Altera FPGA 上利用nios嵌入式处理器实现USB的通信控制-Altera FPGA embedded processor nios use USB communication to achieve control
src
- i2c module. i test it on Altera FPGA.
fivealterakaifabanziliao
- 5款ALTERA FPGA开发板原理图合集 -5 ALTERA FPGA development board schematic Collection 5 ALTERA FPGA development board schematic Collection
Altera_FPGA_pwm
- 基于FPGA（ALTERA公司的FPGA）PWM的测试程序。-Based on FPGA (ALTERA' s FPGA) PWM test procedures.
Altera_FPGA_motor
- 基于Altera的FPGA的开发板的PWM测试程序。板子是周立功的MagicSOPC的。-Altera' s FPGA-based development board of the PWM test procedure. Ligong week the board is the MagicSOPC.
altera-schemic-
- FPGA应用，Altera的FPGA开发板原理图汇集，FPGA最小系统，rs232串口转换，VGA显示-FPGA applications, Altera' s FPGA development board schematic pooling, FPGA minimum system, rs232 serial converter, VGA display etc.
f_divider
- 16-bit frequency divider (32 MHz,16,8,...) based on altera fpga.
vga
- fpga 实现vga fpga/altera-fpga implementation vga fpga/altera