搜索资源列表
verilog
- Verilog初学者例程:1位全加器行为级设计、1位全加器门级设计、4位超前进位加法器、8位bcd十进制加法器、8位逐次进位加法器、16位超前进位加法器、16位级联加法器、多路四选一门级设计、七段译码器门级设计-Verilog routines for beginners: a behavioral-level design full adder, a full adder gate-level design, 4-ahead adder, decimal 8-bit bcd adder, 8-
adder
- 涉及半加器与全加器的电路连线图模块。非语言编写。-FPGA-verilog,full_adder and half_adder.
lab6_repeat
- Verilog adder of a four bit system. this adder adds four digit
Verilog-fpga-cailiao
- 这是fpga板子自带的verilog程序,包含流水等 彩灯,加法器,减法器,等多个程序!-This is the verilog fpga board comes with the program, including water and other lights, adder, subtractor, and other programs!
Four-adder-and-four--counter
- 4位全加器和计数器的verilog的例程,还有四位全加器的仿真程序。-Four QuanJia device and counter verilog of the routines, and four QuanJia device simulation program.
Fast-adder-design-using-verilog
- 用Verilog设计各种快速加法器(四位先行进位加法器、选择进位加法器、流水线加法器)-Verilog design all kinds of fast adder (four first adder, select adder pipelined adder)
a-floating-point-adder
- 一个浮点加法器,verilog描述,数据格式:高14位为尾数,低四位位指数(带符号数运算)-A floating point adder Verilog descr iption
Verilog-examples
- verilog 例程,白金手册,很多实用例程,加法器,循环编码器-verilog routines, platinum manual, many utility routines, adder, cycle coding and more
adder
- This the program for addition in verilog-This is the program for addition in verilog
adder
- 可加可减器,使用verilog编写,4位加减器。-Can be increased or decreased, verilog prepared 4 addition and subtraction.
adder
- adder in verilog only with combinational logic use
4bit-parallel-adder
- The program contains verilog code for 4bit parallel adder
Chapter15-Adder
- 书籍《精通Verilog HDL语言编程》中第15章的程序实例代码,是关于常用加法器的设计的,对于初学者有一定的帮助-Books "Proficient in Verilog HDL language programming" in Chapter 15 of the procedure code, common adder design have some help for beginners
adder
- 这是一个最简单的四位的全加器设计,由两个半加器构成,采用的是VERILOG的算法级和门级描述的。-This is one of the easiest of the four full adder design, consists of two half-adder, the VERILOG algorithm-level and gate-level descr iptions.
Carry-Select-Adder
- verilog code for carry select adder
4bit-parallel-adder
- The program contains verilog code for 4bit parallel adder
verilog
- 数字信号处理的FPGA实现 第三版 verliog 从简单的加法器 到 现代滤波器-FPGA implementation of digital signal processing third edition verliog from simple adder to modern filter
Adder-digital-tube-display
- 加法器数码管显示,FPGA的verilog代码-Adder digital tube display
adder
- 包含32位有无符号数的加减法,verilog语言描述,加法器分别采用行为级描述、行波进位、平方根进位三种描述方法,并有简单的testbench-32bits adder with addition and subtraction function. verilog HDL language . three kinds of implementations: adder behavioral descr iption, ripple carry, the square root of the ca
fulladder-using-half-adder
- half adder full adder using half adder in verilog