搜索资源列表
aes加密算法实现,经过FPGA验证的
- aes加密算法实现,经过FPGA验证的!,aes encryption algorithm, after FPGA validation!
RIJNDAEL_DE_TOP
- AES解密运算模块,运算速率100Mbps,请大家参考-AES decryption computing module, computing speed 100Mbps, please refer to
khalil2006_true_random_number_generator
- a true random number generator (TRNG) in hardware which is targeted for FPGA-based crypto embedded systems. All crypto protocols require the generation and use of secret values that must be unknown to attackers.Random number generators (RNG) are requ
mini_aes_latest[1].tar
- AES 加解密 代码, 有文档说明,testbench-AES encoding decoding source code in HDL
systemcaes_latest.tar
- 高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
aes_thesis_v1.0
- AES VERILOG CODE 128 192 32DES比較-AES VERILOG CODE 128 192 32DES Comparison
AES_verilog
- AES 128bit数据,128bit密钥加解密的verilog语言实现-AES 128bit data, 128bit key encryption and decryption of the verilog language implementation
aes
- 其程序是用xilinx环境下编写的,风格是Verilog,请大家提意见。-The program is written using xilinx environment, style Verilog, please comments.
AES
- 详细描述了AES加密算法的过程及S盒变换,用VHDL语言描述,通俗易懂-AES encryption algorithm is described in detail the process and transform S box, with the VHDL language to describe, easy to understand
aes_imp
- AES CODE IN VHDL FOR ENCRYPTION AND DECRYPTION
aes_thesis_v1.0
- aes code in verilog vhdl language which is very useful.