CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 搜索资源 - parallel to serial

搜索资源列表

  1. bingzhuanchuan

    0下载:
  2. 这是一个用VHDL语言编写的并口转串口程序,在altera开发系统下验证通过,运用于开发板与计算机之间的通信,源程序可以提供参考-This is a use of the VHDL language Parallel to Serial procedures, In altera development system under test passed, the development of applied between the panels and computer communicatio
  3. 所属分类:VHDL编程

    • 发布日期:2008-10-13
    • 文件大小:1196
    • 提供者:华涛
  1. dsp_tl16c550

    0下载:
  2. dsp5416与tl16c550实现并口转串口通信程序-dsp5416 with tl16c550 achieve Parallel to Serial Communication Program
  3. 所属分类:DSP编程

    • 发布日期:2008-10-13
    • 文件大小:20585
    • 提供者:金鹤
  1. parallel_to_serial.rar

    0下载:
  2. 一个并行转串行的verilog源程序,可以讲12位并行数据转换为一个串行数据,A parallel to serial verilog source code you can transfer your parallel data to serial data.you have 12bits parallel data then you will have a serial data
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-30
    • 文件大小:153961
    • 提供者:梅博
  1. par_serial-and-serial_par-VHDL

    0下载:
  2. 并入串出移位寄存器和8路并行输出串行移位寄存器的VHDL代码,经Quartus II 5.1验证可用,String into a shift register and 8-way parallel output serial shift register of the VHDL code, the Quartus II 5.1 can be used to verify
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-23
    • 文件大小:1006
    • 提供者:随风
  1. p2s

    0下载:
  2. 并串转换器:将并行输入的信号以串行方式输出,这里要注意需先对时钟进行分频,用得到的低频信号控制时序,有利于观察结果(可以通过L灯观察结果)-And series converter: the input signal in parallel to serial output, where attention should be paid to the need to carry out first clock frequency, low-frequency signals received b
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-31
    • 文件大小:127917
    • 提供者:米石
  1. P2S_TOP

    0下载:
  2. This file contains the Parallel to Serial conversion. This is the top module where we can change the code. The other part of this file is Parallel to Serial controller i,e P2S_SM
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-01
    • 文件大小:1300
    • 提供者:Shahzad
  1. P2S_SM

    0下载:
  2. This file contains the state machine which has the control signals required for the parallel to serial conversion-This file contains the state machine which has the control signals required for the parallel to serial conversion....
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-08
    • 文件大小:924
    • 提供者:Shahzad
  1. shift_reg_ps

    0下载:
  2. parallel to serial shift register
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-11
    • 文件大小:757
    • 提供者:meysam
  1. parallel_serial

    0下载:
  2. parallel to serial experiment and string
  3. 所属分类:SCM

    • 发布日期:2017-04-08
    • 文件大小:40500
    • 提供者:韩富军
  1. signal_output

    0下载:
  2. 本文件是可以直接使用下载到FPGA里面使用,里面包含时钟分频电路,串并转换和并串转换电路,多通道信号加权的乘加电路等。-The document may download to FPGA chip to complete the clock divider,serial-to-parallel,parallel-to-serial,and multiple-add circuit for multiple channels weight calculation
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-10
    • 文件大小:1159767
    • 提供者:蔡野锋
  1. code

    0下载:
  2. This project is "digital serial multiplier". this proh=ject is used to multiply the serial data with parallel data. the source code is writtenby using vhdl.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-25
    • 文件大小:4885
    • 提供者:RUPA KRISHNA
  1. P_to_ser

    0下载:
  2. parallel to serial data converter using VHDL
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-03
    • 文件大小:98698
    • 提供者:tg
  1. PISO

    0下载:
  2. this code is designed to perform parallel to serial operation it is very essential in every design
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-02
    • 文件大小:161542
    • 提供者:kimo
  1. parallel-to-serial-conversion

    0下载:
  2. 该模块实现的是并串转换功能,经过仿真验证没有问题-This module is designed to implement parallel to serial conversion
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-27
    • 文件大小:891
    • 提供者:郭丽龙
  1. Parallel-to-Serial

    0下载:
  2. 串口大并口的通讯proteus程序及keil asm工程-Large parallel proteus serial communication procedures and keil asm Engineering
  3. 所属分类:Other Embeded program

    • 发布日期:2017-03-27
    • 文件大小:25619
    • 提供者:邱福双
  1. Serial-to-Parallel

    0下载:
  2. 并口到串口的通讯 proteus及keil asm工程文件-Parallel to serial communications and keil asm project file proteus
  3. 所属分类:Other Embeded program

    • 发布日期:2017-03-24
    • 文件大小:24514
    • 提供者:邱福双
  1. Parallel-to-Serial

    0下载:
  2. Parallel interface to serial interface -Parallel interface to serial interface
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-03
    • 文件大小:23922
    • 提供者:woody
  1. bing-to-cuan

    0下载:
  2. 基于VERILOG的并行转串行程序-Based on the parallel to serial procedures VERILOG
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-16
    • 文件大小:157712
    • 提供者:maowentao
  1. serial-ports2

    0下载:
  2. verilog语言 12位串行数据传输转换为并行传输-12bit parallel to serial decoder and aynthesis result
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-03
    • 文件大小:628613
    • 提供者:eric
  1. Parallel-To-Serial-Converter

    0下载:
  2. Verilog Module for 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-05
    • 文件大小:148251
    • 提供者:Raz
« 12 3 4 5 6 7 8 9 10 ... 13 »
搜珍网 www.dssz.com