搜索资源列表
UART_spec
- a UART model with FIFO buffer, design with verilog
pll_verilog
- verilog model of a P-verilog model of a PLL
serial1
- 串口简化verilog模型，固定波特率4.8k, 输入、输出使能输出-Verilog model of serial simplified
DirectX_Updater
- Do I HAVE to backannotate to use these models? No but, to ensure correct results, you must pass the correct values to the models s generics. This can be done by editing the model s instantiations in your netlist. SDF backannotation may be easier
ModelSim_SE_Plus_v5.7F_Real_Working
- model sim simulator of vhdl and verilog codes
CHU92A
- MIPS pipeline datapath Figure 6.30 in Paterson and Hennessy s textbook [4]. The model will be ... Listing 1.1: Verilog code for the multiplexer. A00000AA
A-Verilog-Model-of-Universal-Sequence-Detector.ra
- a verilog model of universal seq detector
Verilog-DATAS-xiayuwen
- 3.1 引言 3.2 Verilog HDL基本结构 3.3 数据类型及常量、变量 3.4 运算符及表达式 3.5 语句 3.6 赋值语句和块语句 3.7 条件语句3.8 循环语句 3.9 结构说明语句 3.10 编译预处理语句 3.11 语句的顺序执行与并行执行 3.12 不同抽象级别的Verilog HDL模型 3.13 设计技巧-3.1 Introduction 3.2 Verilog HDL basic structure 3.3
DLL-verilog
- verilog model of a D-verilog model of a DLL