CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 文档资料 搜索资源 - verilog code for multiplier

搜索资源列表

  1. verilog-code-for-8bit-multiplier-using-vedic-algo

    0下载:
  2. The vedic multiplier is used perform 16 bit multiplication using urdhva tiryakbhyam sutra. this produces the results with high speed and utilizes low power which is most efficient for the real time processors.
  3. 所属分类:Project Design

    • 发布日期:2017-04-28
    • 文件大小:11027
    • 提供者:naz
搜珍网 www.dssz.com