搜索资源列表
ahb2ahb.rar
- AMBA总线AHB TO AHB bridge,AMBA bus AHB TO AHB bridge
AHBtoAPB.rar
- amba总线桥:ahb to asb!verilog hdl文档加代码,非常全,soc,amba bus bridge: ahb to asb! verilog hdl code for the document plus a very full, soc
AMBA-Bus_Verilog_Model
- 该源码包是2.0版本的AMBA总线的Verilog语言模型,主要包括5个部分:AHB总线仲裁器,AHB-APB总线桥接器,AHB总线上从设备ROM模型,AHB总线上从设备RAM模型,参数定义。-This source code package is the model of V2.0 AMBA bus of ARM company, It mainly includes the following five parts: the AHB arbiter,AHB-APB bridge, AHB_R
ahb_master1
- this is a code of AMBA AHB master protocol in verilog
New
- amba ahb master decoder
AHB_SRRAM
- SSRAM with AHB bus interface source code
AHB
- 用VHDL编写的AMBA总线的AHB代码-Written with the VHDL code for AMBA bus AHB
AMBA
- 基于AMBA总线的DDR2 SDRAM控制器研究与实现-AMBA bus-based Research and Implementation of DDR2 SDRAM Controller
arm9verilog
- AMBA AHB verilog Source code
AHBPAPB
- AMBA总线的AHB+APB源程序,供初学者学习。-Verilog for AHB and APB
AMBA_AHB.rar
- amba AHB coding in verilog HDL and integrating with AHB to AXI Brigde,amba AHB coding in verilog HDL and integrating with AHB to AXI Brigde
AHB
- AMBA - AHB MASTER VERILOG CODE (UNCHECKED)
AHBArbiter
- AMBA ahb总线协议的arbiter模块源代码,verilog编写,适合新手学习使用。-this is a code of AMBA AHB arbiter protocol in verilog
bus_ahb_to_sram
- amba ahb to sram verilog
AMBA
- AMBA总线的Verilog语言模型,主要包括5个部分:AHB总线仲裁器,AHB-APB总线桥接器,AHB总线上从设备ROM模型-AMBA bus of ARM company, It mainly includes the following five parts: the AHB arbiter,AHB-APB bridge, AHB_Rom_Slave, AHB_Ram_Slave
abma
- Verilog/VHDL AHB AMBA BUS Arch.
ahb_system_generator_latest.tar
- amba ahb master generator by using verilog
ahb_sram
- amba总线的ahb到sram的接口,Verilog代码,还算详细,算是不错的资料。(The AHB to SRAM interface of the AMBA bus)