搜索资源列表
DCT-vhdl
- 这是一个二维 8*8块的离散余弦变换(DCT)以及反变换(IDCT)算法,采用VHDL实现
JPEG
- 本文首先介绍了静态图像压缩（JPEG）编码算法的基本原理、压缩的实现过程及其重要过程的离散余弦变换（DCT）算法的实现原理及软件实现的例程，其次着重介绍了压缩过程中的DCT、量化和编码三个重要步骤的实现原理。-This paper describes the static image compression (JPEG) coding algorithm is the basic principle of compression process of the implementation pro
equizer
- HART协议的均衡器设计 DCT LMS 设计 + 位同步设计，仿真证明了设计的有效性-HART protocol design DCT LMS equalizer design+ Bit synchronous design, simulation proves the validity of the design
DCT
- 用于视频图像编码的8×8DCT变换，可用于MPEG4.H263等VHDL编程-For video images encoded 8 × 8DCT transform, can be used to MPEG4.H263 such as VHDL Programming
dct-code
- 离散余弦变换的VHDL实现，不错的代码和方法-Discrete cosine transform VHDL realization of good code and methods
Ssemple
- 水印程序，dct变换，水印的提取和嵌入功能，并且和mapX结合-Watermarking procedures, dct transform, extraction and watermark embedding function, and combining and MapX
dct
- 主要是进行DCT变换的源码，供大家参考希望能得到大家的认可。-Mainly DCT transform source for your information we hope to be recognized.
jpeg.tar
- This project features a complete JPEG Hardware Compressor (standard Baseline DCT, JFIF header) with 2:1:1 subsampling, able to compress at a rate of up to 24 images per second (on XC2V1000-4 @ 40 MHz with resolution 352x288). Image resolution is no
FreeDCT-L
- Project 2D DCT core - specifications and codes-Project 2D DCT core- specifications and codes
dct
- Project 2D DCT core - specifications and codes-Project 2D DCT core- specifications and codes
dct-thesis
- Project 2D DCT core - specifications and codes-Project 2D DCT core- specifications and codes
verilog_dct_serial
- Verilog dct + descr iption]-Verilog dct+ descr iption]
main_dct
- verilog code for dct
xapp610
- Verilog code for 2D-DCT with detailed documentation.
dct
- 用vhdl语言来实现了dct离散余弦变换-With VHDL language to achieve the optimal discrete cosine transform
1DCT_VHDL
- VHDL Behavioral Model for 1D DCT operation Algorithm : Calculates the 1D DCT coefficients. DCT Points range from 8 to 32. There is double buffering at the input, to allow continuous usage of DCT engine.-VHDL Behavioral Model for 1D DCT operation
dct_latest.tar
- one method to DCT, it contains DCT thesis, vhdl code and example
DCT2
- 利用VHDL设计实现了DCT变换，在ISE仿真通过-VHDL designs and implements the use of DCT transform, in the ISE simulation through the
mpeg2_idct_hw
- 2-D的DCT/IDCT在軟硬體上的verilog code-dct/idct source code for soc
verilogdct
- dct实现verilog hdl的数字图像处理，源代码-dct achieve verilog hdl digital image processing, source code