搜索资源列表
I2S
- 本代码提供一种音频I2S读取数据的verilog代码,并且向fifo写入-This code provides an I2S audio data is read verilog code, and write to the fifo
i2s_dome2
- 音频接口I2S的Verilog实现, -Audio port of Verilog
i2s
- 用Verilog实现的i2s功能,支持24bit的左右声道 接收和发送。左对齐,延迟1拍。(I2S module, Verilog I2S, up to 24-Bit Data Data Valid on Rising Edge of SCLK)