搜索资源列表
verilogzzhwfy
- 用Verilog实现QPSK中的差分,扰码,串并,解差分,解扰码,解串并,用MUXPLUS2进行仿真-QPSK with Verilog realize the difference, code, and serial, Xie difference, encryption codes, and solutions Series, The simulation used MUXPLUS2
verilog_scramble.v.tar
- 扰码程序，利用Verilog语言实现，适合各种通信系统的扰码。-scramble code,verilog hdl,adapt to many communication systems
DATA_scramble
- 扰码器的verilog实现,参考802.11a相关标准-Scrambler in verilog implementation
扰码
- OFDM技术中经常用到扰码技术，本设计采用线性反馈移位寄存器实现简单扰码(relization of interference)
扰码器Verilog
- 实现扰码的功能，主要为64位在pcs子层传输的扰码器设计(To achieve the functions of scrambling code)