搜索资源列表
burst-3.1.0b-src
- Delphi 7 source code This requires the JCVL to build properly... and the TCoolTrayIcon component. Uses HTTP components from Delphi 7, but should be trivial to port to another library if you re so inclined.-Delphi 7 source code This requires
burst-3.1.0b-src
- this burst, a delphi torrent client with full source.-this is burst, a delphi torrent client with full source.
21555
- 21点游戏 规则:扑克牌A、2、3、4、、、、、、10、J、Q、K、大小鬼分别代表数字1、2、3、4、、、、、、10、11、12、13、21; 人和电脑轮流坐庄,庄家先发牌。 胜利条件:将所取牌点数相加凑成 "和"是21,谁先凑成21就胜出,如果没有人凑到"和"是21,就定"和"最接近21且小于21就胜出。 每人至多可取5张扑克牌。要注意"和"超过21者谁先爆掉也就是输了,如果都爆了,点数小的胜;当点数相同时,庄家胜。 -21-point game Rules: play
MATLAB-and-communication-simulation
- 1、研究BFSK在加性高斯白噪声信道下(无突发干扰)的误码率性能与信噪比之间的关系; 2、研究BFSK在加性高斯白噪声信道下(有突发干扰)的误码率性能与信噪比之间的关系;分析突发干扰的持续时间对误码率性能的影响。 3、研究BFSK+信道编码(取BCH码和汉明码)在加性高斯白噪声信道下(无突发干扰)的误码率性能与信噪比之间的关系;分析不同码率对误码率性能的影响。比较不同信道编码方式的编码增益性能。 4、研究BFSK+信道编码(取BCH码和汉明码)在加性高斯白噪声信道下(有突发干扰)的误
256MbSDRAMx32
- • PC100 functionality • Fully synchronous all signals registered on positive edge of system clock • Internal pipelined operation column address can be changed every clock cycle • Internal banks for hiding row access/pr
IS42S16400D
- • Clock frequency: 166, 143 MHz • Fully synchronous all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Single 3.3V power supply • LVTTL interface • Programmable
acc_free_v1.1
- 订单系统的功能: 1、后台管理,可以在后台中查看订单信息,包括下单时间、下单的IP、收货地址等信息; 2、邮箱+手机短信提醒,即使您在外,也能随时掌握订单信息,不会漏掉任何一个订单; 3、限制同一个IP提交的订单数量,为了防止恶意订单和爆单,我们特意在程序中进行了设置,能够限制同一个IP提交的订单数量;-Function of order system: 1, background management, you can view the order information in
Dynamical behavior and application in Josephson Junction coupled by memristor
- With the burst of a Wanna decryptor [1] in the middle of 2017, secure communication within a network [2] has again triggered the considerable attention. Meanwhile, many feasible methods have been proposed to enhance the data security and it is also