CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - convolution in verilog

搜索资源列表

  1. interleaver

    0下载:
  2. This is a convolutional interleaver code written in verilog, the ram is sram with ram_ncs, ram_nwe, ram_noe characters.
  3. 所属分类:Other systems

    • 发布日期:2017-03-28
    • 文件大小:1638
    • 提供者:tomsontiger
  1. conv_vhdl

    0下载:
  2. 用Verilog实现卷积码(2,1,2)的编码器,采用状态机来完成在modelsim下的仿真-Verilog implementation using convolution code (2,1,2) encoder, using a state machine to complete the modelsim simulation under the
  3. 所属分类:Communication

    • 发布日期:2017-03-29
    • 文件大小:568
    • 提供者:吴雪
  1. Easy-convolution-Verilog-file

    0下载:
  2. convolution code for beginers in the field of communication
  3. 所属分类:matlab

    • 发布日期:2017-04-01
    • 文件大小:106618
    • 提供者:Jacknapes
  1. rs_code

    0下载:
  2. 本文在介绍卷积码原理和描述方式的基础上以1/2卷积码为例重点详细阐述了基于Verilog HDL 的卷积码的编器的设计-This paper introduced the convolution code on the principles and methods described in 1/2 convolutional code as an example focuses elaborated convolution based on Verilog HDL code compiled
  3. 所属分类:Project Design

    • 发布日期:2017-04-16
    • 文件大小:171030
    • 提供者:tianhongliang
  1. conv_encoder(rate=1_2)

    0下载:
  2. 这是用ISE编写的verilog语言1/2码率的卷积编码的代码-It is written in verilog language ISE convolution coding rate 1/2 code
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-09
    • 文件大小:1711578
    • 提供者:陈磊
  1. convolution

    0下载:
  2. This the code for the convolutional and the test bench for this in the verilog code.-This is the code for the convolutional and the test bench for this in the verilog code.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-12
    • 文件大小:1023
    • 提供者:rion
  1. convolution

    0下载:
  2. Source code for convolution of two complex number is written in Verilog language
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-12
    • 文件大小:1007
    • 提供者:bcd
搜珍网 www.dssz.com