搜索资源列表
Chapter6-9
- 第六章到第九章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例
main_dct
- verilog code for dct
xapp610
- Verilog code for 2D-DCT with detailed documentation.
63535312DCTofJPEG
- 用verilog代码实现JPEG压缩编码过程中的DCT模块,用移位加法实现了乘法-Verilog code using JPEG compression encoding process to achieve the DCT module, with the shift to achieve the multiplication addition
DCTPROGRAM.ZIP
- it is verilog code for two dimentional dct
JPEG_WEBINAR
- JPEG DCT C 代码,可在Catapult下生成VHDL -JPEG DCT C code for VHDL generation in Catapult
wallace
- wallacw tree multiplier code in vhdl language mainy used for the multiplications in the image [processing of both dct and dwrt applications-wallacw tree multiplier code in vhdl language mainy used for the multiplications in the image [processing of