搜索资源列表
fcsr
- 伪随机序列产生器－代进位反馈移位寄存器，verilog hdl 原代码。-Pseudo-random sequence generator- on behalf of binary feedback shift register, verilog hdl original code.
fcsr
- 伪随机序列产生器－代进位反馈移位寄存器，matlab 原代码。-Pseudo-random sequence generator- on behalf of binary feedback shift register, matlab source code.
ICECS08_Final
- 伪随机序列产生器，利用GOLLON 级联F-FCSR产生伪随机序列，FPGA实现功能，仿真，结果分析-Pseudo-random sequence generator using GOLLON cascade F-FCSR generate pseudo-random sequence, FPGA implementation function, simulation results analysis
PRNG
- 基于FPGA伪随机序列产生器，GOLLMANN级联F-FCSR，产生伪随机序列-FPGA-based pseudo-random sequence generator, GOLLMANN cascade F-FCSR, generating pseudo-random sequence
IJEST12-04-06-038
- This paper addresses the usage of FCSR in place of LFSR in a stream cipher. To demonstrate the usage ZUC stream cipher is taken as example in this paper. A good stream cipher should have good randomness, high period, linear span, and security aga