搜索资源列表
Verilog FSM
- 本实验介绍了FSM状态机的特点 应用等 其中源代码相当的详细，适合初学人群
fsm.rar
- 标准三段式状态机的写法 里面给出了一段式、二段式和三段式的状态机写法，便于对比，适合初学者 ,the standard format of Verilog FSM
synopsis_FSM_coding
- synopsis的有限状态机编码方法的文档。 针对synopsis的综合环境，根据其综合工具的特点说明安全可靠、速度适合的FSM编码风格。 FSM coding style under synopsis. Used for verilog or vhdl designer. Good study data for ASIC newhand.-synopsis of the finite state machine coding documents. Synopsis for the in
ebook_verilog_fine_state_machine
- Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and
state
- verilog HDL下有限状态机（FSM），麻雀虽小，但五脏俱全！值得一看-under the verilog HDL Finite State Machine (FSM), the sparrow may be small, but is a fully-equipped! Worth a visit! !
FSM
- 这是用verilog硬件描述语言编的moore状态机代码-It is compiled verilog hardware descr iption language moore state machine code
FSM-design
- An overview of Finite State Machines. FSMs are an important aspect of FPGA and CPLD desig using VHDL and Verilog-An overview of Finite State Machines. FSMs are an important aspect of FPGA and CPLD desig using VHDL and Verilog
fsm_example
- these are the examples of verilog codes for fsm
verilog_example
- 九个verilog源码例子，包括寄存器，状态机等，含testbench-9 verilog source code examples, including registers, state machines, with testbench
FSM
- 有限状态机，用Verilog语言，执行正确，仿真通过。-Finite state machine, with the Verilog language, the implementation of the right, simulation pass.
LIP1745CORE_uart_txfsm
- UART TX FSM Verilog source code
verilog
- verilog code for the decription of the fsm of the controller
mealy
- MEALY fsm source code in vhdl, implemented on fpga
traffic-light-FSM
- 在ISE环境下用Verilog代码分别用一段式和三段式来实现交通灯，并产生仿真波形。-In the ISE environment, were used in Verilog code to implement a three-stage type and traffic lights, and generate the simulation waveforms.
FSM
- FPGA学习资料，新手入门资料,VERILOG- Micron SDRAM DDR2 Simulation model Verilog
Verilog-FSM
- VERILOG HDL 学习有限状态机的重要PPT-VERILOG HDL FSM PPT
FSM-verilog
- 自己写的 FSM verilog代码 ，参考The Verilog Hardware Descr iption Languag-an example of Fsm written with verilog
FSM
- 典型实例用FPGA来实现有限 状态机 FSM的程序编写-fpga fsm verilog
Verilog code about a VGA based ball and gun game
- This code can be performed directly on the SPARTAN-3A FPGA board as long as a VGA port is connected to this board. After initialization, a ball and gun will appear on the screen and you can control them and playing the game by using the button from t
fsm
- 有限状态机fsm 二段式编写 verilog(Finite state machine, FSM, two sections, verilog)