搜索资源列表
doc0846H
- Main Features • Quad ADC with 8-bit Resolution – 1.25 Gsps Sampling Rate in Four-channel Mode – 2.5 Gsps Sampling Rate in Two-channel Mode – 5 Gsps Sampling Rate in One-channel Mode – Built-in four-by-four Crosspoint Switch • 2.
LTN101NT06-001
- LTN101NT06-001液晶屏，支持1024*600分辨率，LVDS驱动，大小尺寸为10.1，大视角-LTN101NT06-001，is a color active matrix TFT (Thin Film Transistor)liquid crystal display(LCD)that uses amorphous silicon
LVDS
- 很好一份关于电路接口的讲义，很有参考的价值，希望对大家有用！-A very good lecture on the circuit interface, the value of a good reference, we hope to be useful!
ecp3_70ea_loopback
- ecp3的loopback demo,lattice的7 1LVD回环测试-// Project: 7:1 LVDS Video Interface // File: LVDS_7_to_1_TX.v // Title: LVDS_7_to_1_TX // Descr iption: Tx module of this reference design
technolgoy
- 基于FPGA和LVDS技术的光缆传输技术-Longterm cable transmission technology based on FPGA and LVDS technology
termination
- FPGA端口电平配置的工程文件，可以实现不同的端口配置，包括PECL,TTL,LVDS等，关键是看引脚分配的.UCF文件-FPGA termination,pull-up,pull-down
ADI_FPGA8_RevA_ise10migration
- xinlinx ADI开发板lvds传输-xinlinx ADI development board lvds transmission
THC63LVDM83R_IcpdfCom_557161
- THC63LVDM83R英语，LCD成LVDS信号，信号的PDF文档-THC63LVDM83R English, LCD signals into LVDS signals the PDF document
LKB001-U1-LK650-06
- 16通道高速DI数据采集模块程序，采用verilog 编写，quartus，cyclone EP1C3T1-high LVDS comm DI module hollysys bei jing quartus verilog
xapp855
- FOR XILINX FPGA VHDL PROGRAMMING LVDS INTERFACE DEscr iptION
National_LVDS_Owners_Manual_4th_Edition_2008
- LVDS Owner’s Manual. Including High-Speed CML and Signal Conditioning. Fourth Edition 2008
aurora_8b10b_v5_2
- xilinx xupv5-110t sma口（aurora）调试 ，LVDS-xilinx xupv5-110t aurora
LPC1788_en
- lcd controller lvds lcd controller lvds
forest-fire
- dsp异步串口通信（rs232）同时从外部获取lvds视频信号，并对图像进行处理，完成森林防火监控-DSP asynchronous serial interface communication (rs232) at the same time for video signals from outside LVDS, and the image processing, complete the forest fire prevention monitoring
cdclvp1102
- 时钟驱动芯片，一路时钟输入输出两路时钟，采用LVDS接口。-The clock driver chip, a clock input and output two clock using the LVDS interface.
altlvds_DesignExample
- 用FPGA实现LVDS的调用，其中包括仿真和源代码。-Using FPGA LVDS
altlvds_DesignExample_ex2
- 在FPGA中调用LVDS核，其中包括仿真和源代码。-Using FPGA LVDS
altlvds_DesignExample_ex3
- 在FPGA中调用LVDS核，其中包括仿真和源代码。-Using FPGA LVDS
altlvds_DesignExample_ex4
- 在FPGA中调用LVDS，其中包括仿真和源代码。-using fpga lvds