搜索资源列表
UDLOGERV1.0back
- at91rm9200乒乓算法采集两块双端口RAM中的数据存储到SD卡
dpram2.ram的读写，使用状态机完成
- ram的读写，使用状态机完成，两片ram实现乒乓操作,ram read and write, using the state machine completed, two ping-pong operation to achieve ram
ram
- 一个用VHDL语言编写的双端口存储器程序，可下载在FPGA中使用-Written in VHDL language using a dual-port memory program can be downloaded in the FPGA using
caiji1
- 利用两个双口ram做的乒乓操作，采集高速大容量数据，fpga写，arm读-Two dual-port ram to do the ping-pong operation, collecting high-speed large-capacity data, fpga write, arm reading
ddpi_tx
- verilog语言编写的一个接口文件，使用乒乓ram-verilog language of an interface file, use the ping-pong ram
ramvhdllib_06
- The Free IP Project VHDL Free-RAM Core-The Free IP ProjectVHDL Free-RAM Core
pingpangVHDL
- 据说是 vhdl的乒乓ram 代码 提供给大家做个参考吧 -It is said VHDL code of the ping-pong ram available to the U.S. to be a reference to it
real_module
- 对进来的数据进行乒乓操作，例如0-63出来的结果是31-0,63-32.进来和出去为同一时钟，且都是流水线方式，结构为双口RAM.-Ping-pong on the incoming data operations, such as 0-63, the results are 31-0,63-32. Come in and out of the same clock, and are pipelined, the structure of dual-port RAM.
SDRAMping-pong-memory-structure
- 双口RAM 的乒乓存储结构（芯片型号CY7C09279） 应用场合为FPGA向双口RAM不断写入数据，PCI总线从RAM读取数据。[已调试验证]-Dual-port RAM, ping-pong memory structure (chip model CY7C09279) applications for the FPGA to the dual-port RAM write data continuously, PCI bus read data from RAM. [Debugging
PPRAM-test
- 乒乓缓存，用vhdl编写，用fpga内部ram-Ping-pong buffer, using vhdl to write,
基于FPGA的乒乓RAM
- 控制读写乒乓RAMip核代码，通过控制FPGA内部RAM的的读写地址来控制RAM的读写
pingpang_ram
- 乒乓RAM静态随机存储器的控制，用于解决数据流连续存储问题。-Ping pong RAM static random access control, to solve the problem of continuous data flow storage.