搜索资源列表
systemverilog
- system verilog 是国际流行的设计和验证语言,根据语言的特点分为两部分:for设计和for验证。另外一种书是介绍如何应用system verilog, 如果你要用syntem verilog, 推荐先读一下。-system verilog is popular hardware design and verification language. The languange compose of two part: systemverilog for desin , system ve
SystemVerilog_For_Design_Springer_2nd_Ed_2006
- SystemVerilog For Design (Springer-2nd_Ed-2006)-SystemVerilog For Design (Springer-2nd_Ed-2006)
Digital_System_Design_with_SystemVerilog(draft).ra
- This book is intended as a student textbook for both undergraduate and postgraduate students.-This book is intended as a student textbook for both undergraduate and postgraduate students. The majority of Verilog and SystemVerilog books are aimed
SystemVerilogforDesignsecondEdition
- ebook for SystemVerilog for Design second Edition
SystemVerilog
- SystemVerilog设计(第二版) 用于编写TESTBENCH;-eetop.cn_SystemVerilog for Design(Second Edition)
SystemVerilog for Design(Second Edition)
- 本文档用于使用systemverilog系统硬件描述语言做ASIC设计,深入浅出,易懂(The doc is using systemverilog system harward descr iption language to do ASIC design.The doc is easy to read,for new bird in this fact.)
verilog workshop
- Verilog/SystemVerilog for Design and Synthesis is a comprehensive workshop covering the complete Verilog Hardware Descr iption Language and the synthesizable portions of SystemVerilog, including user-defined types, enumerated types, structures, and s