VHDl file that demonstrates the use of processes by creating a variety of signals with various phase angles, PWM, and other features using a separate Procedure and process.