文件名称:DCT
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:2.64mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
DCT / VHDL
Discrete Cosine Transform
Discrete Cosine Transform
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DCT/dct_top.vhd
DCT/dct.vhd
DCT/dctpack.vhd
DCT/read_address.vhd
DCT/transpose.vhd
DCT/dctorg/
DCT/dctorg/work/
DCT/dctorg/work/_info
DCT/dctorg/work/dctpack/
DCT/dctorg/work/dctpack/_primary.dat
DCT/dctorg/work/dctpack/_vhdl.asm
DCT/dctorg/work/dctpack/body.dat
DCT/dctorg/work/dctpack/body.asm
DCT/dctorg/work/read_address/
DCT/dctorg/work/read_address/_primary.dat
DCT/dctorg/work/read_address/read_address_arch.dat
DCT/dctorg/work/read_address/read_address_arch.asm
DCT/dctorg/work/write_address/
DCT/dctorg/work/write_address/_primary.dat
DCT/dctorg/work/write_address/write_address_arch.dat
DCT/dctorg/work/write_address/write_address_arch.asm
DCT/dctorg/work/transpose/
DCT/dctorg/work/transpose/_primary.dat
DCT/dctorg/work/transpose/transpose_arch.dat
DCT/dctorg/work/transpose/transpose_arch.asm
DCT/dctorg/work/dct/
DCT/dctorg/work/dct/_primary.dat
DCT/dctorg/work/dct/dct_arch.dat
DCT/dctorg/work/dct/dct_arch.asm
DCT/dctorg/work/dct_top_pkg/
DCT/dctorg/work/dct_top_pkg/_primary.dat
DCT/dctorg/work/dct_top_pkg/_vhdl.asm
DCT/dctorg/work/dct_top/
DCT/dctorg/work/dct_top/_primary.dat
DCT/dctorg/work/dct_top/dct_top_arch.dat
DCT/dctorg/work/dct_top/dct_top_arch.asm
DCT/dctorg/work/dct_tb/
DCT/dctorg/work/dct_tb/_primary.dat
DCT/dctorg/work/dct_tb/struct.dat
DCT/dctorg/work/dct_tb/struct.asm
DCT/dctorg/work/dct_tester/
DCT/dctorg/work/dct_tester/_primary.dat
DCT/dctorg/work/dct_tester/spec.dat
DCT/dctorg/work/dct_tester/spec.asm
DCT/dctorg/work/ch_sram/
DCT/dctorg/work/ch_sram/_primary.dat
DCT/dctorg/work/ch_sram/sram_arch.dat
DCT/dctorg/work/ch_sram/sram_arch.asm
DCT/dctorg/work/cfg_ch_sram_arch/
DCT/dctorg/work/cfg_ch_sram_arch/_primary.dat
DCT/dctorg/work/cfg_ch_sram_arch/_vhdl.asm
DCT/dctorg/work/sram/
DCT/dctorg/work/sram/_primary.dat
DCT/dctorg/work/sram/sram_arch.dat
DCT/dctorg/work/sram/sram_arch.asm
DCT/dctorg/work/cfg_sram_arch/
DCT/dctorg/work/cfg_sram_arch/_primary.dat
DCT/dctorg/work/cfg_sram_arch/_vhdl.asm
DCT/dctorg/work/tb_ch_sram/
DCT/dctorg/work/tb_ch_sram/_primary.dat
DCT/dctorg/work/tb_ch_sram/structure.dat
DCT/dctorg/work/tb_ch_sram/structure.asm
DCT/dctorg/work/cfg_tb_ch_sram_structure/
DCT/dctorg/work/cfg_tb_ch_sram_structure/_primary.dat
DCT/dctorg/work/cfg_tb_ch_sram_structure/_vhdl.asm
DCT/dctorg/work/tb_sram/
DCT/dctorg/work/tb_sram/_primary.dat
DCT/dctorg/work/tb_sram/structure.dat
DCT/dctorg/work/tb_sram/structure.asm
DCT/dctorg/work/cfg_tb_sram_structure/
DCT/dctorg/work/cfg_tb_sram_structure/_primary.dat
DCT/dctorg/work/cfg_tb_sram_structure/_vhdl.asm
DCT/dctorg/dcttest.mpf
DCT/dctorg/write_address.vhd
DCT/dctorg/dct_top.vhd
DCT/dctorg/dctpack.vhd
DCT/dctorg/read_address.vhd
DCT/dctorg/transpose.vhd
DCT/dctorg/dct.vhd
DCT/dctorg/dct_tester.vhd
DCT/dctorg/dct_tb.vhd
DCT/dctorg/barbara_left.dat
DCT/dctorg/barbara_right.dat
DCT/dctorg/dct_tb.vhd.bak
DCT/dctorg/tb_sram.vhd
DCT/dctorg/sram.vhd
DCT/dctorg/tb_ch_sram.vhd
DCT/dctorg/ch_sram.vhd
DCT/dctorg/dct.vhd.bak
DCT/dctorg/ch_sram.vhd.bak
DCT/dctorg/dct_tester.vhd.bak
DCT/dctorg/tb_ch_sram.vhd.bak
DCT/dctorg/mem_init_right.txt
DCT/dctorg/barbara_right.txt
DCT/dctorg/convert_to_fpga.txt
DCT/dctorg/fpga_to_text.txt
DCT/dctorg/mem_init_left.txt
DCT/dctorg/barbara_left.txt
DCT/dctorg/mem_init_right.dat
DCT/dctorg/barbara_left.dat.bak
DCT/dctorg/mem_init_left.dat
DCT/dctorg/fpga_to_text.dat
DCT/dctorg/convert_to_fpga.dat
DCT/dctorg/barbara_right.dat.bak
DCT/dctorg/mem_init_right.dat.bak
DCT/dct.vhd.bak
DCT/test/
DCT/test/dct_tb.vhd
DCT/test/dct_tester.vhd
DCT/test/ch_sram.vhd
DCT/test/tb_ch_sram.vhd
DCT/test/sram.vhd
DCT/test/tb_sram.vhd
DCT/test/tt.v
DCT/test/work/
DCT/test/work/_info
DCT/test/work/tt/
DCT/test/work/tt/_primary.vhd
DCT/test/work/tt/verilog.asm
DCT/test/work/tt/_primary.dat
DCT/test/tt.v.bak
DCT/test/vsim.wlf
DCT/test/yy.v
DCT/test/yy.v.bak
DCT/write_address.vhd
DCT/barbara.gif
DCT/dct_top_fe_proj/
DCT/dct_top_fe_proj/workdirs/
DCT/dct_top_fe_proj/workdirs/WORK/
DCT/dct_top_fe_proj/workdirs/WORK/Anal.out
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS.sim
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS__WRITE_ADDRESS_ARCH.sim
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS.mra
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS.syn
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS__WRITE_ADDRESS_ARCH.syn
DCT/dct_top_fe_proj/workdirs/WORK/Anal.info
DCT/dct_top_fe_proj/workdirs/WORK/DCTPACK.sim
DCT/dct_top_fe_proj/workdirs/WORK/DCTPACK__.sim
DCT/dct_top_fe_proj/workdirs/WORK/DCTPACK.syn
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS.sim
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS__READ_ADDRESS_ARCH.sim
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS.mra
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS.syn
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS__READ_ADDRESS_ARCH.syn
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE.sim
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE__TRANSPOSE_ARCH.sim
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE.mra
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE.syn
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE__TRANSPOSE_ARCH.syn
DCT/dct_top_fe_proj/workdirs/WORK/DCT.sim
DCT/dct_top_fe_proj/workdirs/WORK/DCT__DCT_ARCH.sim
DCT/dct_top_fe_pr
DCT/dct.vhd
DCT/dctpack.vhd
DCT/read_address.vhd
DCT/transpose.vhd
DCT/dctorg/
DCT/dctorg/work/
DCT/dctorg/work/_info
DCT/dctorg/work/dctpack/
DCT/dctorg/work/dctpack/_primary.dat
DCT/dctorg/work/dctpack/_vhdl.asm
DCT/dctorg/work/dctpack/body.dat
DCT/dctorg/work/dctpack/body.asm
DCT/dctorg/work/read_address/
DCT/dctorg/work/read_address/_primary.dat
DCT/dctorg/work/read_address/read_address_arch.dat
DCT/dctorg/work/read_address/read_address_arch.asm
DCT/dctorg/work/write_address/
DCT/dctorg/work/write_address/_primary.dat
DCT/dctorg/work/write_address/write_address_arch.dat
DCT/dctorg/work/write_address/write_address_arch.asm
DCT/dctorg/work/transpose/
DCT/dctorg/work/transpose/_primary.dat
DCT/dctorg/work/transpose/transpose_arch.dat
DCT/dctorg/work/transpose/transpose_arch.asm
DCT/dctorg/work/dct/
DCT/dctorg/work/dct/_primary.dat
DCT/dctorg/work/dct/dct_arch.dat
DCT/dctorg/work/dct/dct_arch.asm
DCT/dctorg/work/dct_top_pkg/
DCT/dctorg/work/dct_top_pkg/_primary.dat
DCT/dctorg/work/dct_top_pkg/_vhdl.asm
DCT/dctorg/work/dct_top/
DCT/dctorg/work/dct_top/_primary.dat
DCT/dctorg/work/dct_top/dct_top_arch.dat
DCT/dctorg/work/dct_top/dct_top_arch.asm
DCT/dctorg/work/dct_tb/
DCT/dctorg/work/dct_tb/_primary.dat
DCT/dctorg/work/dct_tb/struct.dat
DCT/dctorg/work/dct_tb/struct.asm
DCT/dctorg/work/dct_tester/
DCT/dctorg/work/dct_tester/_primary.dat
DCT/dctorg/work/dct_tester/spec.dat
DCT/dctorg/work/dct_tester/spec.asm
DCT/dctorg/work/ch_sram/
DCT/dctorg/work/ch_sram/_primary.dat
DCT/dctorg/work/ch_sram/sram_arch.dat
DCT/dctorg/work/ch_sram/sram_arch.asm
DCT/dctorg/work/cfg_ch_sram_arch/
DCT/dctorg/work/cfg_ch_sram_arch/_primary.dat
DCT/dctorg/work/cfg_ch_sram_arch/_vhdl.asm
DCT/dctorg/work/sram/
DCT/dctorg/work/sram/_primary.dat
DCT/dctorg/work/sram/sram_arch.dat
DCT/dctorg/work/sram/sram_arch.asm
DCT/dctorg/work/cfg_sram_arch/
DCT/dctorg/work/cfg_sram_arch/_primary.dat
DCT/dctorg/work/cfg_sram_arch/_vhdl.asm
DCT/dctorg/work/tb_ch_sram/
DCT/dctorg/work/tb_ch_sram/_primary.dat
DCT/dctorg/work/tb_ch_sram/structure.dat
DCT/dctorg/work/tb_ch_sram/structure.asm
DCT/dctorg/work/cfg_tb_ch_sram_structure/
DCT/dctorg/work/cfg_tb_ch_sram_structure/_primary.dat
DCT/dctorg/work/cfg_tb_ch_sram_structure/_vhdl.asm
DCT/dctorg/work/tb_sram/
DCT/dctorg/work/tb_sram/_primary.dat
DCT/dctorg/work/tb_sram/structure.dat
DCT/dctorg/work/tb_sram/structure.asm
DCT/dctorg/work/cfg_tb_sram_structure/
DCT/dctorg/work/cfg_tb_sram_structure/_primary.dat
DCT/dctorg/work/cfg_tb_sram_structure/_vhdl.asm
DCT/dctorg/dcttest.mpf
DCT/dctorg/write_address.vhd
DCT/dctorg/dct_top.vhd
DCT/dctorg/dctpack.vhd
DCT/dctorg/read_address.vhd
DCT/dctorg/transpose.vhd
DCT/dctorg/dct.vhd
DCT/dctorg/dct_tester.vhd
DCT/dctorg/dct_tb.vhd
DCT/dctorg/barbara_left.dat
DCT/dctorg/barbara_right.dat
DCT/dctorg/dct_tb.vhd.bak
DCT/dctorg/tb_sram.vhd
DCT/dctorg/sram.vhd
DCT/dctorg/tb_ch_sram.vhd
DCT/dctorg/ch_sram.vhd
DCT/dctorg/dct.vhd.bak
DCT/dctorg/ch_sram.vhd.bak
DCT/dctorg/dct_tester.vhd.bak
DCT/dctorg/tb_ch_sram.vhd.bak
DCT/dctorg/mem_init_right.txt
DCT/dctorg/barbara_right.txt
DCT/dctorg/convert_to_fpga.txt
DCT/dctorg/fpga_to_text.txt
DCT/dctorg/mem_init_left.txt
DCT/dctorg/barbara_left.txt
DCT/dctorg/mem_init_right.dat
DCT/dctorg/barbara_left.dat.bak
DCT/dctorg/mem_init_left.dat
DCT/dctorg/fpga_to_text.dat
DCT/dctorg/convert_to_fpga.dat
DCT/dctorg/barbara_right.dat.bak
DCT/dctorg/mem_init_right.dat.bak
DCT/dct.vhd.bak
DCT/test/
DCT/test/dct_tb.vhd
DCT/test/dct_tester.vhd
DCT/test/ch_sram.vhd
DCT/test/tb_ch_sram.vhd
DCT/test/sram.vhd
DCT/test/tb_sram.vhd
DCT/test/tt.v
DCT/test/work/
DCT/test/work/_info
DCT/test/work/tt/
DCT/test/work/tt/_primary.vhd
DCT/test/work/tt/verilog.asm
DCT/test/work/tt/_primary.dat
DCT/test/tt.v.bak
DCT/test/vsim.wlf
DCT/test/yy.v
DCT/test/yy.v.bak
DCT/write_address.vhd
DCT/barbara.gif
DCT/dct_top_fe_proj/
DCT/dct_top_fe_proj/workdirs/
DCT/dct_top_fe_proj/workdirs/WORK/
DCT/dct_top_fe_proj/workdirs/WORK/Anal.out
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS.sim
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS__WRITE_ADDRESS_ARCH.sim
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS.mra
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS.syn
DCT/dct_top_fe_proj/workdirs/WORK/WRITE_ADDRESS__WRITE_ADDRESS_ARCH.syn
DCT/dct_top_fe_proj/workdirs/WORK/Anal.info
DCT/dct_top_fe_proj/workdirs/WORK/DCTPACK.sim
DCT/dct_top_fe_proj/workdirs/WORK/DCTPACK__.sim
DCT/dct_top_fe_proj/workdirs/WORK/DCTPACK.syn
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS.sim
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS__READ_ADDRESS_ARCH.sim
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS.mra
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS.syn
DCT/dct_top_fe_proj/workdirs/WORK/READ_ADDRESS__READ_ADDRESS_ARCH.syn
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE.sim
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE__TRANSPOSE_ARCH.sim
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE.mra
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE.syn
DCT/dct_top_fe_proj/workdirs/WORK/TRANSPOSE__TRANSPOSE_ARCH.syn
DCT/dct_top_fe_proj/workdirs/WORK/DCT.sim
DCT/dct_top_fe_proj/workdirs/WORK/DCT__DCT_ARCH.sim
DCT/dct_top_fe_pr
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.