CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:Digital-Clock

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [VHDL] [源码]
  • 上传时间：
    2012-11-16
  • 文件大小：
    1.41mb
  • 已下载：
    0次
  • 提 供 者：
    lich*****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

基于FPGA 的数字时钟SHEJI-Digital Clock in the FPGA　　　　　　
(系统自动生成,下载前可以参看下载内容)

下载文件列表

Digital Clock/Cnt24.bsf
Digital Clock/Cnt24.v
Digital Clock/Cnt24.v.bak
Digital Clock/Cnt60.bsf
Digital Clock/Cnt60.v
Digital Clock/Cnt60.v.bak
Digital Clock/Dec7S.bsf
Digital Clock/Dec7S.v
Digital Clock/DigClock.sim.rpt
Digital Clock/DigClock.bdf
Digital Clock/DigClock.done
Digital Clock/DigClock.dpf
Digital Clock/Cnt24_0.bdf
Digital Clock/DigClock.fit.smsg
Digital Clock/DigClock.fit.summary
Digital Clock/DigClock.map.rpt
Digital Clock/DigClock.flow.rpt
Digital Clock/DigClock.map.summary
Digital Clock/DigClock.pin
Digital Clock/DigClock.qpf
Digital Clock/DigClock.qsf
Digital Clock/Cnt24_0.vwf
Digital Clock/DigClock.sof
Digital Clock/DigClock.fit.rpt
Digital Clock/DigClock.asm.rpt
Digital Clock/Dis.bsf
Digital Clock/Dis.v
Digital Clock/Dis.v.bak
Digital Clock/Dis_vhd.bsf
Digital Clock/Dis_vhd.vhd
Digital Clock/Dis_vhd.vhd.bak
Digital Clock/db/DigClock.(0).cnf.cdb
Digital Clock/db/DigClock.(0).cnf.hdb
Digital Clock/db/DigClock.(1).cnf.cdb
Digital Clock/db/DigClock.(1).cnf.hdb
Digital Clock/db/DigClock.(2).cnf.cdb
Digital Clock/db/DigClock.(2).cnf.hdb
Digital Clock/db/DigClock.(3).cnf.cdb
Digital Clock/db/DigClock.(3).cnf.hdb
Digital Clock/db/DigClock.(4).cnf.cdb
Digital Clock/db/DigClock.(4).cnf.hdb
Digital Clock/db/DigClock.(5).cnf.cdb
Digital Clock/db/DigClock.(5).cnf.hdb
Digital Clock/db/DigClock.asm.qmsg
Digital Clock/db/DigClock.tis_db_list.ddb
Digital Clock/db/DigClock.cbx.xml
Digital Clock/db/prev_cmp_DigClock.map.qmsg
Digital Clock/db/prev_cmp_DigClock.qmsg
Digital Clock/db/DigClock.cmp.ecobp
Digital Clock/db/DigClock.sim.qmsg
Digital Clock/db/DigClock.map.qmsg
Digital Clock/db/DigClock.sim.hdb
Digital Clock/db/prev_cmp_DigClock.sim.qmsg
Digital Clock/db/DigClock.sim.cvwf
Digital Clock/db/DigClock.eds_overflow
Digital Clock/db/wed.wsf
Digital Clock/db/DigClock.db_info
Digital Clock/db/prev_cmp_DigClock.fit.qmsg
Digital Clock/db/DigClock.fit.qmsg
Digital Clock/db/DigClock.hier_info
Digital Clock/db/DigClock.hif
Digital Clock/db/DigClock.sim.rdb
Digital Clock/db/DigClock.cmp.logdb
Digital Clock/db/DigClock.map.ecobp
Digital Clock/db/DigClock.(6).cnf.cdb
Digital Clock/db/DigClock.(6).cnf.hdb
Digital Clock/db/DigClock.rtlv_sg_swap.cdb
Digital Clock/db/DigClock.pre_map.cdb
Digital Clock/db/DigClock.map_bb.logdb
Digital Clock/db/DigClock.map_bb.hdbx
Digital Clock/db/DigClock.sgdiff.cdb
Digital Clock/db/DigClock.sta.qmsg
Digital Clock/db/DigClock.eco.cdb
Digital Clock/db/DigClock.psp
Digital Clock/db/DigClock.root_partition.cmp.atm
Digital Clock/db/DigClock.root_partition.cmp.dfp
Digital Clock/db/DigClock.root_partition.cmp.hdbx
Digital Clock/db/DigClock.root_partition.cmp.logdb
Digital Clock/db/DigClock.root_partition.cmp.rcf
Digital Clock/db/DigClock.root_partition.map.atm
Digital Clock/db/DigClock.root_partition.map.hdbx
Digital Clock/db/prev_cmp_DigClock.asm.qmsg
Digital Clock/db/DigClock.sgdiff.hdb
Digital Clock/db/prev_cmp_DigClock.sta.qmsg
Digital Clock/db/DigClock.rtlv.hdb
Digital Clock/db/DigClock.pre_map.hdb
Digital Clock/db/DigClock.cmp.bpm
Digital Clock/db/DigClock.tmw_info
Digital Clock/db/DigClock.rtlv_sg.cdb
Digital Clock/db/DigClock.root_partition.map.info
Digital Clock/db/DigClock.map_bb.cdb
Digital Clock/db/DigClock.map_bb.hdb
Digital Clock/db/DigClock.syn_hier_info
Digital Clock/db/DigClock.tiscmp.slow_1200mv_85c.ddb
Digital Clock/db/DigClock.tiscmp.fastest_slow_1200mv_85c.ddb
Digital Clock/db/DigClock.sld_design_entry_dsc.sci
Digital Clock/db/DigClock.map.cdb
Digital Clock/db/DigClock.map.hdb
Digital Clock/db/DigClock.map.logdb
Digital Clock/db/DigClock.map.bpm
Digital Clock/db/DigClock.asm_labs.ddb
Digital Clock/db/DigClock.cmp.cdb
Digital Clock/db/DigClock.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
Digital Clock/db/DigClock.sta_cmp.8_slow_1200mv_85c.tdb
Digital Clock/db/DigClock.signalprobe.cdb
Digital Clock/db/DigClock.cmp.hdb
Digital Clock/db/DigClock.sta.rdb
Digital Clock/db/DigClock.cmp.rdb
Digital Clock/db/DigClock.tiscmp.slow_1200mv_0c.ddb
Digital Clock/db/DigClock.tiscmp.fastest_slow_1200mv_0c.ddb
Digital Clock/db/DigClock.tiscmp.fast_1200mv_0c.ddb
Digital Clock/db/DigClock.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
Digital Clock/db/DigClock.sld_design_entry.sci
Digital Clock/DigClock.sta.summary
Digital Clock/Cnt60_0.bdf
Digital Clock/DigClock.sta.rpt
Digital Clock/DigClock.qws
Digital Clock/Cnt60_0.vwf
Digital Clock/db
Digital Clock

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com