CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程

文件名称:bert

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2012-11-16
  • 文件大小:
    726.12kb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

误码测试仪,基于FPGA的E1口误码测试仪-BER tester, based on FPGA-E1 port BER tester
(系统自动生成,下载前可以参看下载内容)

下载文件列表

bert/220model.v
bert/altera_mf.v
bert/bert.cr.mti
bert/bert.mpf
bert/bert.v
bert/bert.v.bak
bert/bert_top.v
bert/bert_top.v.bak
bert/bert_top.vo
bert/bert_top_test.v
bert/bert_top_test.v.bak
bert/bert_top_v.sdo
bert/cycloneii_atoms.v
bert/m_array.v
bert/m_array.v.bak
bert/m_array_test.v
bert/m_array_test.v.bak
bert/vsim.wlf
bert/work/@c@y@c@l@o@n@e@i@i_@p@r@i@m_@d@f@f@e/verilog.asm
bert/work/@c@y@c@l@o@n@e@i@i_@p@r@i@m_@d@f@f@e/_primary.dat
bert/work/@c@y@c@l@o@n@e@i@i_@p@r@i@m_@d@f@f@e/_primary.vhd
bert/work/bert/verilog.asm
bert/work/bert/_primary.dat
bert/work/bert/_primary.vhd
bert/work/bert_top/verilog.asm
bert/work/bert_top/_primary.dat
bert/work/bert_top/_primary.vhd
bert/work/bert_top_test/verilog.asm
bert/work/bert_top_test/_primary.dat
bert/work/bert_top_test/_primary.vhd
bert/work/cycloneii_and1/verilog.asm
bert/work/cycloneii_and1/_primary.dat
bert/work/cycloneii_and1/_primary.vhd
bert/work/cycloneii_and16/verilog.asm
bert/work/cycloneii_and16/_primary.dat
bert/work/cycloneii_and16/_primary.vhd
bert/work/cycloneii_asmiblock/verilog.asm
bert/work/cycloneii_asmiblock/_primary.dat
bert/work/cycloneii_asmiblock/_primary.vhd
bert/work/cycloneii_asynch_io/verilog.asm
bert/work/cycloneii_asynch_io/_primary.dat
bert/work/cycloneii_asynch_io/_primary.vhd
bert/work/cycloneii_b17mux21/verilog.asm
bert/work/cycloneii_b17mux21/_primary.dat
bert/work/cycloneii_b17mux21/_primary.vhd
bert/work/cycloneii_b5mux21/verilog.asm
bert/work/cycloneii_b5mux21/_primary.dat
bert/work/cycloneii_b5mux21/_primary.vhd
bert/work/cycloneii_bmux21/verilog.asm
bert/work/cycloneii_bmux21/_primary.dat
bert/work/cycloneii_bmux21/_primary.vhd
bert/work/cycloneii_clkctrl/verilog.asm
bert/work/cycloneii_clkctrl/_primary.dat
bert/work/cycloneii_clkctrl/_primary.vhd
bert/work/cycloneii_clk_delay_cal_ctrl/verilog.asm
bert/work/cycloneii_clk_delay_cal_ctrl/_primary.dat
bert/work/cycloneii_clk_delay_cal_ctrl/_primary.vhd
bert/work/cycloneii_clk_delay_ctrl/verilog.asm
bert/work/cycloneii_clk_delay_ctrl/_primary.dat
bert/work/cycloneii_clk_delay_ctrl/_primary.vhd
bert/work/cycloneii_crcblock/verilog.asm
bert/work/cycloneii_crcblock/_primary.dat
bert/work/cycloneii_crcblock/_primary.vhd
bert/work/cycloneii_dffe/verilog.asm
bert/work/cycloneii_dffe/_primary.dat
bert/work/cycloneii_dffe/_primary.vhd
bert/work/cycloneii_ena_reg/verilog.asm
bert/work/cycloneii_ena_reg/_primary.dat
bert/work/cycloneii_ena_reg/_primary.vhd
bert/work/cycloneii_io/verilog.asm
bert/work/cycloneii_io/_primary.dat
bert/work/cycloneii_io/_primary.vhd
bert/work/cycloneii_jtag/verilog.asm
bert/work/cycloneii_jtag/_primary.dat
bert/work/cycloneii_jtag/_primary.vhd
bert/work/cycloneii_latch/verilog.asm
bert/work/cycloneii_latch/_primary.dat
bert/work/cycloneii_latch/_primary.vhd
bert/work/cycloneii_lcell_comb/verilog.asm
bert/work/cycloneii_lcell_comb/_primary.dat
bert/work/cycloneii_lcell_comb/_primary.vhd
bert/work/cycloneii_lcell_ff/verilog.asm
bert/work/cycloneii_lcell_ff/_primary.dat
bert/work/cycloneii_lcell_ff/_primary.vhd
bert/work/cycloneii_mac_data_reg/verilog.asm
bert/work/cycloneii_mac_data_reg/_primary.dat
bert/work/cycloneii_mac_data_reg/_primary.vhd
bert/work/cycloneii_mac_mult/verilog.asm
bert/work/cycloneii_mac_mult/_primary.dat
bert/work/cycloneii_mac_mult/_primary.vhd
bert/work/cycloneii_mac_mult_internal/verilog.asm
bert/work/cycloneii_mac_mult_internal/_primary.dat
bert/work/cycloneii_mac_mult_internal/_primary.vhd
bert/work/cycloneii_mac_out/verilog.asm
bert/work/cycloneii_mac_out/_primary.dat
bert/work/cycloneii_mac_out/_primary.vhd
bert/work/cycloneii_mac_sign_reg/verilog.asm
bert/work/cycloneii_mac_sign_reg/_primary.dat
bert/work/cycloneii_mac_sign_reg/_primary.vhd
bert/work/cycloneii_mux21/verilog.asm
bert/work/cycloneii_mux21/_primary.dat
bert/work/cycloneii_mux21/_primary.vhd
bert/work/cycloneii_mux41/verilog.asm
bert/work/cycloneii_mux41/_primary.dat
bert/work/cycloneii_mux41/_primary.vhd
bert/work/cycloneii_m_cntr/verilog.asm
bert/work/cycloneii_m_cntr/_primary.dat
bert/work/cycloneii_m_cntr/_primary.vhd
bert/work/cycloneii_nmux21/verilog.asm
bert/work/cycloneii_nmux21/_primary.dat
bert/work/cycloneii_nmux21/_primary.vhd
bert/work/cycloneii_n_cntr/verilog.asm
bert/work/cycloneii_n_cntr/_primary.dat
bert/work/cycloneii_n_cntr/_primary.vhd
bert/work/cycloneii_pll/verilog.asm
bert/work/cycloneii_pll/_primary.dat
bert/work/cycloneii_pll/_primary.vhd
bert/work/cycloneii_pll_reg/verilog.asm
bert/work/cycloneii_pll_reg/_primary.dat
bert/work/cycloneii_pll_reg/_primary.vhd
bert/work/cycloneii_ram_block/verilog.asm
bert/work/cycloneii_ram_block/_primary.dat
bert/work/cycloneii_ram_block/_primary.vhd
bert/work/cycloneii_ram_pulse_generator/verilog.asm
bert/work/cycloneii_ram_pulse_generator/_primary.dat
bert/work/cycloneii_ram_pulse_generator/_primary.vhd
bert/work/cycloneii_ram_register/verilog.asm
bert/work/cycloneii_ram_register/_primary.dat
bert/work/cycloneii_ram_register/_primary.vhd
bert/work/cycloneii_routing_wire/verilog.asm
bert/work/cycloneii_routing_wire/_primary.dat
bert/work/cycloneii_routing_wire/_primary.vhd
bert/work/cycloneii_scale_cntr/verilog.asm
bert/wo

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com