文件名称:spiV
-
所属分类:
- 标签属性:
- 上传时间:2013-05-03
-
文件大小:2.52mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
FPGA spi通信协议,很全,大家参考,希望对大家有用。-Fpga spi Communication protocol, very full, we refer to the hope that useful.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
spi/
spi/branches/
spi/tags/
spi/tags/asyst_2/
spi/tags/asyst_2/rtl/
spi/tags/asyst_2/rtl/verilog/
spi/tags/asyst_2/rtl/verilog/spi_clgen.v
spi/tags/asyst_2/rtl/verilog/spi_defines.v
spi/tags/asyst_2/rtl/verilog/spi_shift.v
spi/tags/asyst_2/rtl/verilog/spi_top.v
spi/tags/asyst_2/rtl/verilog/timescale.v
spi/tags/asyst_3/
spi/tags/asyst_3/rtl/
spi/tags/asyst_3/rtl/verilog/
spi/tags/asyst_3/rtl/verilog/spi_clgen.v
spi/tags/asyst_3/rtl/verilog/spi_defines.v
spi/tags/asyst_3/rtl/verilog/spi_shift.v
spi/tags/asyst_3/rtl/verilog/spi_top.v
spi/tags/asyst_3/rtl/verilog/timescale.v
spi/tags/initial/
spi/tags/initial/bench/
spi/tags/initial/bench/verilog/
spi/tags/initial/bench/verilog/spi_slave_model.v
spi/tags/initial/bench/verilog/tb_spi_top.v
spi/tags/initial/bench/verilog/wb_master_model.v
spi/tags/initial/doc/
spi/tags/initial/doc/src/
spi/tags/initial/doc/src/spi.doc
spi/tags/initial/rtl/
spi/tags/initial/rtl/verilog/
spi/tags/initial/rtl/verilog/spi_clgen.v
spi/tags/initial/rtl/verilog/spi_defines.v
spi/tags/initial/rtl/verilog/spi_shift.v
spi/tags/initial/rtl/verilog/spi_top.v
spi/tags/initial/rtl/verilog/timescale.v
spi/tags/initial/sim/
spi/tags/initial/sim/run/
spi/tags/initial/sim/run/sim
spi/tags/initial/sim/run/tcl.scr
spi/tags/rel_1/
spi/tags/rel_1/bench/
spi/tags/rel_1/bench/verilog/
spi/tags/rel_1/bench/verilog/spi_slave_model.v
spi/tags/rel_1/bench/verilog/tb_spi_top.v
spi/tags/rel_1/bench/verilog/wb_master_model.v
spi/tags/rel_1/doc/
spi/tags/rel_1/doc/spi.pdf
spi/tags/rel_1/doc/src/
spi/tags/rel_1/doc/src/spi.doc
spi/tags/rel_1/rtl/
spi/tags/rel_1/rtl/verilog/
spi/tags/rel_1/rtl/verilog/spi_clgen.v
spi/tags/rel_1/rtl/verilog/spi_defines.v
spi/tags/rel_1/rtl/verilog/spi_shift.v
spi/tags/rel_1/rtl/verilog/spi_top.v
spi/tags/rel_1/rtl/verilog/timescale.v
spi/tags/rel_1/sim/
spi/tags/rel_1/sim/run/
spi/tags/rel_1/sim/run/sim
spi/tags/rel_1/sim/run/tcl.scr
spi/tags/rel_2/
spi/tags/rel_2/bench/
spi/tags/rel_2/bench/verilog/
spi/tags/rel_2/bench/verilog/spi_slave_model.v
spi/tags/rel_2/bench/verilog/tb_spi_top.v
spi/tags/rel_2/bench/verilog/wb_master_model.v
spi/tags/rel_2/doc/
spi/tags/rel_2/doc/spi.pdf
spi/tags/rel_2/doc/src/
spi/tags/rel_2/doc/src/spi.doc
spi/tags/rel_2/rtl/
spi/tags/rel_2/rtl/verilog/
spi/tags/rel_2/rtl/verilog/spi_clgen.v
spi/tags/rel_2/rtl/verilog/spi_defines.v
spi/tags/rel_2/rtl/verilog/spi_shift.v
spi/tags/rel_2/rtl/verilog/spi_top.v
spi/tags/rel_2/rtl/verilog/timescale.v
spi/tags/rel_2/sim/
spi/tags/rel_2/sim/run/
spi/tags/rel_2/sim/run/sim
spi/tags/rel_2/sim/run/tcl.scr
spi/tags/rel_3/
spi/tags/rel_3/bench/
spi/tags/rel_3/bench/verilog/
spi/tags/rel_3/bench/verilog/spi_slave_model.v
spi/tags/rel_3/bench/verilog/tb_spi_top.v
spi/tags/rel_3/bench/verilog/wb_master_model.v
spi/tags/rel_3/doc/
spi/tags/rel_3/doc/spi.pdf
spi/tags/rel_3/doc/src/
spi/tags/rel_3/doc/src/spi.doc
spi/tags/rel_3/rtl/
spi/tags/rel_3/rtl/verilog/
spi/tags/rel_3/rtl/verilog/spi_clgen.v
spi/tags/rel_3/rtl/verilog/spi_defines.v
spi/tags/rel_3/rtl/verilog/spi_shift.v
spi/tags/rel_3/rtl/verilog/spi_top.v
spi/tags/rel_3/rtl/verilog/timescale.v
spi/tags/rel_3/sim/
spi/tags/rel_3/sim/run/
spi/tags/rel_3/sim/run/sim
spi/tags/rel_3/sim/run/tcl.scr
spi/tags/rel_4/
spi/tags/rel_4/bench/
spi/tags/rel_4/bench/verilog/
spi/tags/rel_4/bench/verilog/spi_slave_model.v
spi/tags/rel_4/bench/verilog/tb_spi_top.v
spi/tags/rel_4/bench/verilog/wb_master_model.v
spi/tags/rel_4/doc/
spi/tags/rel_4/doc/spi.pdf
spi/tags/rel_4/doc/src/
spi/tags/rel_4/doc/src/spi.doc
spi/tags/rel_4/rtl/
spi/tags/rel_4/rtl/verilog/
spi/tags/rel_4/rtl/verilog/spi_clgen.v
spi/tags/rel_4/rtl/verilog/spi_defines.v
spi/tags/rel_4/rtl/verilog/spi_shift.v
spi/tags/rel_4/rtl/verilog/spi_top.v
spi/tags/rel_4/rtl/verilog/timescale.v
spi/tags/rel_4/sim/
spi/tags/rel_4/sim/run/
spi/tags/rel_4/sim/run/sim
spi/tags/rel_4/sim/run/tcl.scr
spi/tags/rel_5/
spi/tags/rel_5/bench/
spi/tags/rel_5/bench/verilog/
spi/tags/rel_5/bench/verilog/spi_slave_model.v
spi/tags/rel_5/bench/verilog/tb_spi_top.v
spi/tags/rel_5/bench/verilog/wb_master_model.v
spi/tags/rel_5/doc/
spi/tags/rel_5/doc/spi.pdf
spi/tags/rel_5/doc/src/
spi/tags/rel_5/doc/src/spi.doc
spi/tags/rel_5/rtl/
spi/tags/rel_5/rtl/verilog/
spi/tags/rel_5/rtl/verilog/spi_clgen.v
spi/tags/rel_5/rtl/verilog/spi_defines.v
spi/tags/rel_5/rtl/verilog/spi_shift.v
spi/tags/rel_5/rtl/verilog/spi_top.v
spi/tags/rel_5/rtl/verilog/timescale.v
spi/tags/rel_5/sim/
spi/tags/rel_5/sim/run/
spi/tags/rel_5/sim/run/sim
spi/tags/rel_5/sim/run/tcl.scr
spi/tags/rel_6/
spi/tags/rel_6/bench/
spi/tags/rel_6/bench/verilog/
spi/tags/rel_6/bench/verilog/spi_slave_model.v
spi/tags/rel_6/bench/verilog/tb_spi_top.v
spi/tags/rel_6/bench/verilog/wb_master_model.v
spi/tags/rel_6/doc/
spi/tags/rel_6/doc/spi.pdf
spi/tags/rel_6/doc/src/
spi/tags/rel_6/doc/src/spi.doc
spi/tags/rel_6/rtl/
spi/tags/rel_6/rtl/verilog/
spi/tags/rel_6/rtl/verilog/spi_clgen.v
spi/tags/rel_6/rtl/verilog/spi_defines.v
spi/tags/rel_6/rtl/verilog/spi_shift.v
spi/tags/rel_6/rtl/verilog/spi_top.v
spi/tags/rel_6/rtl/verilog/timescale.v
spi/tags/rel_6/sim/
spi/tags/rel_6/sim/run/
spi/tags/rel_6/sim/run/sim
sp
spi/branches/
spi/tags/
spi/tags/asyst_2/
spi/tags/asyst_2/rtl/
spi/tags/asyst_2/rtl/verilog/
spi/tags/asyst_2/rtl/verilog/spi_clgen.v
spi/tags/asyst_2/rtl/verilog/spi_defines.v
spi/tags/asyst_2/rtl/verilog/spi_shift.v
spi/tags/asyst_2/rtl/verilog/spi_top.v
spi/tags/asyst_2/rtl/verilog/timescale.v
spi/tags/asyst_3/
spi/tags/asyst_3/rtl/
spi/tags/asyst_3/rtl/verilog/
spi/tags/asyst_3/rtl/verilog/spi_clgen.v
spi/tags/asyst_3/rtl/verilog/spi_defines.v
spi/tags/asyst_3/rtl/verilog/spi_shift.v
spi/tags/asyst_3/rtl/verilog/spi_top.v
spi/tags/asyst_3/rtl/verilog/timescale.v
spi/tags/initial/
spi/tags/initial/bench/
spi/tags/initial/bench/verilog/
spi/tags/initial/bench/verilog/spi_slave_model.v
spi/tags/initial/bench/verilog/tb_spi_top.v
spi/tags/initial/bench/verilog/wb_master_model.v
spi/tags/initial/doc/
spi/tags/initial/doc/src/
spi/tags/initial/doc/src/spi.doc
spi/tags/initial/rtl/
spi/tags/initial/rtl/verilog/
spi/tags/initial/rtl/verilog/spi_clgen.v
spi/tags/initial/rtl/verilog/spi_defines.v
spi/tags/initial/rtl/verilog/spi_shift.v
spi/tags/initial/rtl/verilog/spi_top.v
spi/tags/initial/rtl/verilog/timescale.v
spi/tags/initial/sim/
spi/tags/initial/sim/run/
spi/tags/initial/sim/run/sim
spi/tags/initial/sim/run/tcl.scr
spi/tags/rel_1/
spi/tags/rel_1/bench/
spi/tags/rel_1/bench/verilog/
spi/tags/rel_1/bench/verilog/spi_slave_model.v
spi/tags/rel_1/bench/verilog/tb_spi_top.v
spi/tags/rel_1/bench/verilog/wb_master_model.v
spi/tags/rel_1/doc/
spi/tags/rel_1/doc/spi.pdf
spi/tags/rel_1/doc/src/
spi/tags/rel_1/doc/src/spi.doc
spi/tags/rel_1/rtl/
spi/tags/rel_1/rtl/verilog/
spi/tags/rel_1/rtl/verilog/spi_clgen.v
spi/tags/rel_1/rtl/verilog/spi_defines.v
spi/tags/rel_1/rtl/verilog/spi_shift.v
spi/tags/rel_1/rtl/verilog/spi_top.v
spi/tags/rel_1/rtl/verilog/timescale.v
spi/tags/rel_1/sim/
spi/tags/rel_1/sim/run/
spi/tags/rel_1/sim/run/sim
spi/tags/rel_1/sim/run/tcl.scr
spi/tags/rel_2/
spi/tags/rel_2/bench/
spi/tags/rel_2/bench/verilog/
spi/tags/rel_2/bench/verilog/spi_slave_model.v
spi/tags/rel_2/bench/verilog/tb_spi_top.v
spi/tags/rel_2/bench/verilog/wb_master_model.v
spi/tags/rel_2/doc/
spi/tags/rel_2/doc/spi.pdf
spi/tags/rel_2/doc/src/
spi/tags/rel_2/doc/src/spi.doc
spi/tags/rel_2/rtl/
spi/tags/rel_2/rtl/verilog/
spi/tags/rel_2/rtl/verilog/spi_clgen.v
spi/tags/rel_2/rtl/verilog/spi_defines.v
spi/tags/rel_2/rtl/verilog/spi_shift.v
spi/tags/rel_2/rtl/verilog/spi_top.v
spi/tags/rel_2/rtl/verilog/timescale.v
spi/tags/rel_2/sim/
spi/tags/rel_2/sim/run/
spi/tags/rel_2/sim/run/sim
spi/tags/rel_2/sim/run/tcl.scr
spi/tags/rel_3/
spi/tags/rel_3/bench/
spi/tags/rel_3/bench/verilog/
spi/tags/rel_3/bench/verilog/spi_slave_model.v
spi/tags/rel_3/bench/verilog/tb_spi_top.v
spi/tags/rel_3/bench/verilog/wb_master_model.v
spi/tags/rel_3/doc/
spi/tags/rel_3/doc/spi.pdf
spi/tags/rel_3/doc/src/
spi/tags/rel_3/doc/src/spi.doc
spi/tags/rel_3/rtl/
spi/tags/rel_3/rtl/verilog/
spi/tags/rel_3/rtl/verilog/spi_clgen.v
spi/tags/rel_3/rtl/verilog/spi_defines.v
spi/tags/rel_3/rtl/verilog/spi_shift.v
spi/tags/rel_3/rtl/verilog/spi_top.v
spi/tags/rel_3/rtl/verilog/timescale.v
spi/tags/rel_3/sim/
spi/tags/rel_3/sim/run/
spi/tags/rel_3/sim/run/sim
spi/tags/rel_3/sim/run/tcl.scr
spi/tags/rel_4/
spi/tags/rel_4/bench/
spi/tags/rel_4/bench/verilog/
spi/tags/rel_4/bench/verilog/spi_slave_model.v
spi/tags/rel_4/bench/verilog/tb_spi_top.v
spi/tags/rel_4/bench/verilog/wb_master_model.v
spi/tags/rel_4/doc/
spi/tags/rel_4/doc/spi.pdf
spi/tags/rel_4/doc/src/
spi/tags/rel_4/doc/src/spi.doc
spi/tags/rel_4/rtl/
spi/tags/rel_4/rtl/verilog/
spi/tags/rel_4/rtl/verilog/spi_clgen.v
spi/tags/rel_4/rtl/verilog/spi_defines.v
spi/tags/rel_4/rtl/verilog/spi_shift.v
spi/tags/rel_4/rtl/verilog/spi_top.v
spi/tags/rel_4/rtl/verilog/timescale.v
spi/tags/rel_4/sim/
spi/tags/rel_4/sim/run/
spi/tags/rel_4/sim/run/sim
spi/tags/rel_4/sim/run/tcl.scr
spi/tags/rel_5/
spi/tags/rel_5/bench/
spi/tags/rel_5/bench/verilog/
spi/tags/rel_5/bench/verilog/spi_slave_model.v
spi/tags/rel_5/bench/verilog/tb_spi_top.v
spi/tags/rel_5/bench/verilog/wb_master_model.v
spi/tags/rel_5/doc/
spi/tags/rel_5/doc/spi.pdf
spi/tags/rel_5/doc/src/
spi/tags/rel_5/doc/src/spi.doc
spi/tags/rel_5/rtl/
spi/tags/rel_5/rtl/verilog/
spi/tags/rel_5/rtl/verilog/spi_clgen.v
spi/tags/rel_5/rtl/verilog/spi_defines.v
spi/tags/rel_5/rtl/verilog/spi_shift.v
spi/tags/rel_5/rtl/verilog/spi_top.v
spi/tags/rel_5/rtl/verilog/timescale.v
spi/tags/rel_5/sim/
spi/tags/rel_5/sim/run/
spi/tags/rel_5/sim/run/sim
spi/tags/rel_5/sim/run/tcl.scr
spi/tags/rel_6/
spi/tags/rel_6/bench/
spi/tags/rel_6/bench/verilog/
spi/tags/rel_6/bench/verilog/spi_slave_model.v
spi/tags/rel_6/bench/verilog/tb_spi_top.v
spi/tags/rel_6/bench/verilog/wb_master_model.v
spi/tags/rel_6/doc/
spi/tags/rel_6/doc/spi.pdf
spi/tags/rel_6/doc/src/
spi/tags/rel_6/doc/src/spi.doc
spi/tags/rel_6/rtl/
spi/tags/rel_6/rtl/verilog/
spi/tags/rel_6/rtl/verilog/spi_clgen.v
spi/tags/rel_6/rtl/verilog/spi_defines.v
spi/tags/rel_6/rtl/verilog/spi_shift.v
spi/tags/rel_6/rtl/verilog/spi_top.v
spi/tags/rel_6/rtl/verilog/timescale.v
spi/tags/rel_6/sim/
spi/tags/rel_6/sim/run/
spi/tags/rel_6/sim/run/sim
sp
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.