文件名称:blif2verilog-v1.2
-
所属分类:
- 标签属性:
- 上传时间:2013-11-30
-
文件大小:68.94kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
将BLIF(Berkeley Logic Interchange Format)格式的电路转换为verilog代码,使用perl编写,需要perl环境才能使用。
内含BLIF格式的官方说明。-Translate BLIF(Berkeley Logic Interchange Format)circuit to verilog descr iption, the translator need perl environment to run. Please check you have related tools.
Also include a offical document about BLIF explanation.
内含BLIF格式的官方说明。-Translate BLIF(Berkeley Logic Interchange Format)circuit to verilog descr iption, the translator need perl environment to run. Please check you have related tools.
Also include a offical document about BLIF explanation.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
blif.pdf
blif2verilog.pl
COPYRIGHT.txt
README.txt
blif2verilog.pl
COPYRIGHT.txt
README.txt
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.