CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:FIFO

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [PDF]
  • 上传时间：
    2014-05-07
  • 文件大小：
    2.1mb
  • 已下载：
    0次
  • 提 供 者：
    张***
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

fifo异步串口收发程序 FPGA程序-fifo asynchronous serial transceiver
(系统自动生成,下载前可以参看下载内容)

下载文件列表

FIFO/
FIFO/Asyn_FIFO_Design/
FIFO/Asyn_FIFO_Design/Asyn_FIFO.asm.rpt
FIFO/Asyn_FIFO_Design/Asyn_FIFO.bsf
FIFO/Asyn_FIFO_Design/Asyn_FIFO.done
FIFO/Asyn_FIFO_Design/Asyn_FIFO.fit.rpt
FIFO/Asyn_FIFO_Design/Asyn_FIFO.fit.smsg
FIFO/Asyn_FIFO_Design/Asyn_FIFO.fit.summary
FIFO/Asyn_FIFO_Design/Asyn_FIFO.flow.rpt
FIFO/Asyn_FIFO_Design/Asyn_FIFO.map.rpt
FIFO/Asyn_FIFO_Design/Asyn_FIFO.map.summary
FIFO/Asyn_FIFO_Design/Asyn_FIFO.pin
FIFO/Asyn_FIFO_Design/Asyn_FIFO.pof
FIFO/Asyn_FIFO_Design/Asyn_FIFO.qpf
FIFO/Asyn_FIFO_Design/Asyn_FIFO.qsf
FIFO/Asyn_FIFO_Design/Asyn_FIFO.qws
FIFO/Asyn_FIFO_Design/Asyn_FIFO.sim.rpt
FIFO/Asyn_FIFO_Design/Asyn_FIFO.sof
FIFO/Asyn_FIFO_Design/Asyn_FIFO.tan.rpt
FIFO/Asyn_FIFO_Design/Asyn_FIFO.tan.summary
FIFO/Asyn_FIFO_Design/Asyn_FIFO.vwf
FIFO/Asyn_FIFO_Design/Asyn_FIFO_Design_1.pdf
FIFO/Asyn_FIFO_Design/Asyn_FIFO_Design_2.pdf
FIFO/Asyn_FIFO_Design/FIFO.bsf
FIFO/Asyn_FIFO_Design/FIFO.cmp
FIFO/Asyn_FIFO_Design/FIFO.qip
FIFO/Asyn_FIFO_Design/FIFO.v
FIFO/Asyn_FIFO_Design/FIFO_bb.v
FIFO/Asyn_FIFO_Design/FIFO_wave0.jpg
FIFO/Asyn_FIFO_Design/FIFO_wave1.jpg
FIFO/Asyn_FIFO_Design/FIFO_waveforms.html
FIFO/Asyn_FIFO_Design/db/
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.(0).cnf.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.(0).cnf.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.asm.qmsg
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cbx.xml
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp.bpm
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp.ecobp
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp.kpt
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp.logdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp.rdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp.tdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp0.ddb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.cmp_merge.kpt
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.db_info
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.eco.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.eds_overflow
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.fit.qmsg
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.fnsim.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.fnsim.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.fnsim.qmsg
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.hier_info
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.hif
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.lpc.html
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.lpc.rdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.lpc.txt
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map.bpm
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map.ecobp
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map.kpt
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map.logdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map.qmsg
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map_bb.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map_bb.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.map_bb.logdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.pre_map.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.pre_map.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.rtlv.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.rtlv_sg.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.rtlv_sg_swap.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.sgdiff.cdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.sgdiff.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.sim.cvwf
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.sim.hdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.sim.qmsg
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.sim.rdb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.simfam
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.sld_design_entry.sci
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.sld_design_entry_dsc.sci
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.syn_hier_info
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.tan.qmsg
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO.tis_db_list.ddb
FIFO/Asyn_FIFO_Design/db/Asyn_FIFO_global_asgn_op.abo
FIFO/Asyn_FIFO_Design/db/add_sub_2rh.tdf
FIFO/Asyn_FIFO_Design/db/add_sub_3rh.tdf
FIFO/Asyn_FIFO_Design/db/add_sub_4rh.tdf
FIFO/Asyn_FIFO_Design/db/mux_cfc.tdf
FIFO/Asyn_FIFO_Design/db/prev_cmp_Asyn_FIFO.asm.qmsg
FIFO/Asyn_FIFO_Design/db/prev_cmp_Asyn_FIFO.fit.qmsg
FIFO/Asyn_FIFO_Design/db/prev_cmp_Asyn_FIFO.map.qmsg
FIFO/Asyn_FIFO_Design/db/prev_cmp_Asyn_FIFO.qmsg
FIFO/Asyn_FIFO_Design/db/prev_cmp_Asyn_FIFO.sim.qmsg
FIFO/Asyn_FIFO_Design/db/prev_cmp_Asyn_FIFO.tan.qmsg
FIFO/Asyn_FIFO_Design/db/wed.wsf
FIFO/Asyn_FIFO_Design/incremental_db/
FIFO/Asyn_FIFO_Design/incremental_db/README
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.cmp.atm
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.cmp.dfp
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.cmp.hdbx
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.cmp.kpt
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.cmp.logdb
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.cmp.rcf
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.map.atm
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.map.dpi
FIFO/Asyn_FIFO_Design/incremental_db/compiled_partitions/Asyn_FIFO.root_partition.map.hdbx
FIFO/Asyn_FIFO_Design/incremental_db/compiled_part

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com