risc_FPGA/alu.ngr
risc_FPGA/alu.spl
risc_FPGA/alu.sym
risc_FPGA/alu.tfi
risc_FPGA/alu.v
risc_FPGA/basic.rom
risc_FPGA/cpu.bld
risc_FPGA/cpu.cmd_log
risc_FPGA/cpu.lso
risc_FPGA/cpu.ncd
risc_FPGA/cpu.ngc
risc_FPGA/cpu.ngd
risc_FPGA/cpu.ngr
risc_FPGA/cpu.pad
risc_FPGA/cpu.par
risc_FPGA/cpu.pcf
risc_FPGA/cpu.prj
risc_FPGA/cpu.ptwx
risc_FPGA/cpu.stx
risc_FPGA/cpu.syr
risc_FPGA/cpu.twr
risc_FPGA/cpu.twx
risc_FPGA/cpu.ucf
risc_FPGA/cpu.udo
risc_FPGA/cpu.unroutes
risc_FPGA/cpu.v
risc_FPGA/cpu.xpi
risc_FPGA/cpu.xst
risc_FPGA/cpu_envsettings.html
risc_FPGA/cpu_fpga_editor.log
risc_FPGA/cpu_guide.ncd
risc_FPGA/cpu_map.map
risc_FPGA/cpu_map.mrp
risc_FPGA/cpu_map.ncd
risc_FPGA/cpu_map.ngm
risc_FPGA/cpu_map.xrpt
risc_FPGA/cpu_map_fpga_editor.log
risc_FPGA/cpu_ngdbuild.xrpt
risc_FPGA/cpu_pad.csv
risc_FPGA/cpu_pad.txt
risc_FPGA/cpu_par.xrpt
risc_FPGA/cpu_preroute.twr
risc_FPGA/cpu_preroute.twx
risc_FPGA/cpu_summary.html
risc_FPGA/cpu_summary.xml
risc_FPGA/cpu_test.fdo
risc_FPGA/cpu_test.lso
risc_FPGA/cpu_test.prj
risc_FPGA/cpu_test.stx
risc_FPGA/cpu_test.udo
risc_FPGA/cpu_test.v
risc_FPGA/cpu_test.xst
risc_FPGA/cpu_test_summary.html
risc_FPGA/cpu_test_wave.fdo
risc_FPGA/cpu_usage.xml
risc_FPGA/cpu_wave.fdo
risc_FPGA/cpu_xst.xrpt
risc_FPGA/dram.v
risc_FPGA/exp.v
risc_FPGA/hs_err_pid3892.log
risc_FPGA/hs_err_pid4528.log
risc_FPGA/hs_err_pid4888.log
risc_FPGA/idec.ngr
risc_FPGA/idec.v
risc_FPGA/iseconfig/.xreport
risc_FPGA/iseconfig/cpu.xreport
risc_FPGA/iseconfig/cpu_test.xreport
risc_FPGA/iseconfig/idec.xreport
risc_FPGA/iseconfig/risc.projectmgr
risc_FPGA/netgen/par/cpu_timesim.nlf
risc_FPGA/netgen/par/cpu_timesim.sdf
risc_FPGA/netgen/par/cpu_timesim.v
risc_FPGA/pa.fromNcd.tcl
risc_FPGA/par_usage_statistics.html
risc_FPGA/planAhead_run_1/planAhead_run.log
risc_FPGA/planAhead_run_2/planAhead_run.log
risc_FPGA/planAhead_run_3/planAhead_run.log
risc_FPGA/pram.v
risc_FPGA/regs.v
risc_FPGA/risc.gise
risc_FPGA/risc.xise
risc_FPGA/risc8.vcd
risc_FPGA/sindata.hex
risc_FPGA/transcript
risc_FPGA/vsim.wlf
risc_FPGA/webtalk_pn.xml
risc_FPGA/work/@_opt/vopt0zm0v6
risc_FPGA/work/@_opt/vopt162hkv
risc_FPGA/work/@_opt/vopt19m5kx
risc_FPGA/work/@_opt/vopt2c429q
risc_FPGA/work/@_opt/vopt2jkadk
risc_FPGA/work/@_opt/vopt3xjf6b
risc_FPGA/work/@_opt/vopt47jkz1
risc_FPGA/work/@_opt/vopt5hisrr
risc_FPGA/work/@_opt/vopt5y4xf0
risc_FPGA/work/@_opt/vopt6d1ndi
risc_FPGA/work/@_opt/vopt6vhyhf
risc_FPGA/work/@_opt/vopt74746d
risc_FPGA/work/@_opt/vopt75h3b6
risc_FPGA/work/@_opt/vopt8fg84x
risc_FPGA/work/@_opt/vopt9sfdxj
risc_FPGA/work/@_opt/vopta3fina
risc_FPGA/work/@_opt/voptbdeqf1
risc_FPGA/work/@_opt/voptbq0v69
risc_FPGA/work/@_opt/voptcqdw8r
risc_FPGA/work/@_opt/voptct2cv4
risc_FPGA/work/@_opt/voptcx2cv4
risc_FPGA/work/@_opt/voptd1d12f
risc_FPGA/work/@_opt/voptd35xf0
risc_FPGA/work/@_opt/voptebc6v5
risc_FPGA/work/@_opt/voptfk1cf3
risc_FPGA/work/@_opt/voptfmbbkw
risc_FPGA/work/@_opt/voptgy0h8t
risc_FPGA/work/@_opt/voptgzagdj
risc_FPGA/work/@_opt/vopth80n1h
risc_FPGA/work/@_opt/vopth9am6a
risc_FPGA/work/@_opt/vopti7429q
risc_FPGA/work/@_opt/voptiiztt7
risc_FPGA/work/@_opt/voptij9tz0
risc_FPGA/work/@_opt/voptjwyzjy
risc_FPGA/work/@_opt/voptjx8zrq
risc_FPGA/work/@_opt/voptk6y4dm
risc_FPGA/work/@_opt/voptk784ie
risc_FPGA/work/@_opt/voptmgx96c
risc_FPGA/work/@_opt/voptmh79b5
risc_FPGA/work/@_opt/voptne1ndi
risc_FPGA/work/@_opt/voptntwez2
risc_FPGA/work/@_opt/voptnv6e4w
risc_FPGA/work/@_opt/voptq4wjrs
risc_FPGA/work/@_opt/voptq56jxi
risc_FPGA/work/@_opt/voptqk372e
risc_FPGA/work/@_opt/voptrevrhg
risc_FPGA/work/@_opt/voptrf5rn9
risc_FPGA/work/@_opt/voptrt5rn9
risc_FPGA/work/@_opt/vopts32hkv
risc_FPGA/work/@_opt/voptss4xf0
risc_FPGA/work/@_opt/voptt3429q
risc_FPGA/work/@_opt/voptvd372e
risc_FPGA/work/@_opt/voptwq2cv4
risc_FPGA/work/@_opt/voptx12hkv
risc_FPGA/work/@_opt/voptyaqn8s
risc_FPGA/work/@_opt/voptzg372e
risc_FPGA/work/@_opt/voptzknv1g
risc_FPGA/work/@_opt/_deps
risc_FPGA/work/@_opt1/vopt0hmvgd
risc_FPGA/work/@_opt1/vopt1eny5n
risc_FPGA/work/@_opt1/vopt2bq1vy
risc_FPGA/work/@_opt1/vopt2wcxbc
risc_FPGA/work/@_opt1/vopt3sd01m
risc_FPGA/work/@_opt1/vopt474z6b
risc_FPGA/work/@_opt1/vopt4ne3nx
risc_FPGA/work/@_opt1/vopt5452wj
risc_FPGA/work/@_opt1/vopt6165hw
risc_FPGA/work/@_opt1/vopt6iv02a
risc_FPGA/work/@_opt1/vopt7fw3qi
risc_FPGA/work/@_opt1/vopt8cx6cv
risc_FPGA/work/@_opt1/vopt9tj5ih
risc_FPGA/work/@_opt1/voptaqk87t
risc_FPGA/work/@_opt1/voptb5b7dg
risc_FPGA/work/@_opt1/voptc2ca2s
risc_FPGA/work/@_opt1/voptdg298f
risc_FPGA/work/@_opt1/vopted3cxq
risc_FPGA/work/@_opt1/voptfvsa3e
risc_FPGA/work/@_opt1/voptgrtdrn
risc_FPGA/work/@_opt1/vopth6hcyc
risc_FPGA/work/@_opt1/vopthmvgdz
risc_FPGA/work/@_opt1/vopti3ifjm
risc_FPGA/work/@_opt1/voptj0ji8y
risc_FPGA/work/@_opt1/voptjh8esb
risc_FPGA/work/@_opt1/voptke9hek
risc_FPGA/work/@_opt1/voptmbak3x
risc_FPGA/work/@_opt1/voptmwzfka
risc_FPGA/work/@_opt1/voptns0j9j
risc_FPGA/work/@_opt1/voptq7qhf9
risc_FPGA/work/@_opt1/voptqn1nyv
risc_FPGA/work/@_opt1/voptr4rk4i
risc_FPGA/work/@_opt1/vopts1sqst
risc_FPGA/work/@_opt1/vopttffnzg
risc_FPGA/work/@_opt1/voptvcgsks
risc_FPGA/work/@_opt1/voptwt6rtf
risc_FPGA/work/@_opt1/voptxq7vfr
risc_FPGA