文件名称:FPGA-Source-Code_Verilog
-
所属分类:
- 标签属性:
- 上传时间:2017-02-22
-
文件大小:878.28kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
关于USB编程的fpga程序,包括数据IN、数据OUT,完整工程,可做参考-On the USB programming fpga procedures, including data IN, data OUT, complete project, do reference
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/clk_wiz_v3_6.v
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/clk_wiz_v3_6_summary.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fifo_512x8.v
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fifo_512x8_summary.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_loopback_proj.gise
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_loopback_proj.xise
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slavefifo2b_loopback_fpga_top.bgn
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slavefifo2b_loopback_fpga_top.bit
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.bld
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.cmd_log
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slavefifo2b_loopback_fpga_top.drc
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.lso
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ncd
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ngc
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ngd
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ngr
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.pad
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.par
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.pcf
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.prj
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ptwx
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.stx
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.syr
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.twr
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.twx
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ucf
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.unroutes
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ut
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.v
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.xpi
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.xst
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_bitgen.xwbt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_envsettings.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_guide.ncd
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.map
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.mrp
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.ncd
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.ngm
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.xrpt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_ngdbuild.xrpt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_pad.csv
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_pad.txt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_par.xrpt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_summary.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_summary.xml
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_usage.xml
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_xst.xrpt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/iseconfig/clk_wiz_v3_6.xreport
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/iseconfig/fx2lp_loopback_proj.projectmgr
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/iseconfig/fx2lp_slaveFIFO2b_loopback_fpga_top.xreport
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/par_usage_statistics.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/usage_statistics_webtalk.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/webtalk.log
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/webtalk_pn.xml
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/xlnx_auto_0_xdb/cst.xbcd
FPGA Source Code_Verilog/Loopback/fx2lp_lo
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/clk_wiz_v3_6_summary.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fifo_512x8.v
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fifo_512x8_summary.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_loopback_proj.gise
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_loopback_proj.xise
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slavefifo2b_loopback_fpga_top.bgn
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slavefifo2b_loopback_fpga_top.bit
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.bld
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.cmd_log
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slavefifo2b_loopback_fpga_top.drc
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.lso
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ncd
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ngc
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ngd
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ngr
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.pad
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.par
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.pcf
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.prj
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ptwx
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.stx
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.syr
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.twr
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.twx
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ucf
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.unroutes
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.ut
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.v
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.xpi
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top.xst
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_bitgen.xwbt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_envsettings.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_guide.ncd
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.map
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.mrp
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.ncd
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.ngm
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_map.xrpt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_ngdbuild.xrpt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_pad.csv
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_pad.txt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_par.xrpt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_summary.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_summary.xml
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_usage.xml
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/fx2lp_slaveFIFO2b_loopback_fpga_top_xst.xrpt
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/iseconfig/clk_wiz_v3_6.xreport
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/iseconfig/fx2lp_loopback_proj.projectmgr
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/iseconfig/fx2lp_slaveFIFO2b_loopback_fpga_top.xreport
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/par_usage_statistics.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/usage_statistics_webtalk.html
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/webtalk.log
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/webtalk_pn.xml
FPGA Source Code_Verilog/Loopback/fx2lp_loopback_proj/xlnx_auto_0_xdb/cst.xbcd
FPGA Source Code_Verilog/Loopback/fx2lp_lo
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.