designer/impl1/designer.log
designer/impl1/uart_test.adb
designer/impl1/uart_test.dtf/verify.log
designer/impl1/uart_test.ide_des
designer/impl1/uart_test.pdb
designer/impl1/uart_test.pdb.depends
designer/impl1/uart_test.tcl
designer/impl1/uart_test_fp/$$FlashPro_FPBBALTLPT1.L$$
designer/impl1/uart_test_fp/projectData/uart_test.pdb
designer/impl1/uart_test_fp/uart_test.log
designer/impl1/uart_test_fp/uart_test.pro
hdl/rec.v
hdl/send.v
hdl/uart_test.v
simulation/modelsim.ini
simulation/modelsim.ini.sav
smartgen/smartgen.aws
synthesis/.recordref
synthesis/backup/uart_test.srr
synthesis/run_options.txt
synthesis/stdout.log
synthesis/syntmp/sap.log
synthesis/syntmp/uart_test.msg
synthesis/syntmp/uart_test.plg
synthesis/syntmp/uart_test_flink.htm
synthesis/syntmp/uart_test_srr.htm
synthesis/syntmp/uart_test_toc.htm
synthesis/traplog.tlg
synthesis/uart_test.areasrr
synthesis/uart_test.edn
synthesis/uart_test.fse
synthesis/uart_test.htm
synthesis/uart_test.map
synthesis/uart_test.sap
synthesis/uart_test.sdf
synthesis/uart_test.so
synthesis/uart_test.srd
synthesis/uart_test.srm
synthesis/uart_test.srr
synthesis/uart_test.srs
synthesis/uart_test.tlg
synthesis/uart_test_sdc.sdc
synthesis/uart_test_syn.prj
viewdraw/vf/project.lst
viewdraw/viewdraw.ini
UART.prj
designer/impl1/uart_test_fp/projectData
designer/impl1/simulation
designer/impl1/uart_test.dtf
designer/impl1/uart_test_fp
designer/impl1
synthesis/backup
synthesis/coreip
synthesis/syntmp
viewdraw/sch
viewdraw/sym
viewdraw/vf
viewdraw/wir
component
constraint
coreconsole
designer
hdl
phy_synthesis
simulation
smartgen
stimulus
synthesis
viewdraw