文件名称:BPSK
介绍说明－－下载内容来自于网络，使用问题请自行百度
八相移键控调制的Verilog程序，给出了各个子模块的程序，实现了信号调制。-Eight-phase shift keying modulation of the Verilog program, each module is given the procedures, the signal modulation.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
BPSK/arrange_data.v
BPSK/cic_4_dec.v
BPSK/cic_inter_step1.v
BPSK/cic_4_dec.v.bak
BPSK/cic_inter_step1.v.bak
BPSK/div_clock.v
BPSK/mydds_mod.v
BPSK/clk_dcm_130m.v
BPSK/fifo_asyn_rrc.v
BPSK/i_filter.v
BPSK/arrange_data.v.bak
BPSK/fifo_asyn_rrc.v.bak
BPSK/mydds_mod.v.bak
BPSK/i_filter.v.bak
BPSK/8_modulate.v.bak
BPSK/b_8_modulate.v
BPSK/modulate_8psk_tf.v
BPSK/b_8_modulate.v.bak
BPSK/modulate_8psk_tf.v.bak
BPSK/ASYNC_FIFO_V5_1.v
BPSK/C_DA_FIR_V8_0.v
BPSK/DCM.v
BPSK/clk_dcm_26m.v
BPSK/clk_dcm_975m.v
BPSK/clk_dcm_26m.v.bak
BPSK/mix_up.v
BPSK/mix_up.v.bak
BPSK/clk_dcm_975m.v.bak
BPSK/BUFG.v
BPSK/IBUFG.v
BPSK/RomSin.v
BPSK/RomCos.v
BPSK/
BPSK/cic_4_dec.v
BPSK/cic_inter_step1.v
BPSK/cic_4_dec.v.bak
BPSK/cic_inter_step1.v.bak
BPSK/div_clock.v
BPSK/mydds_mod.v
BPSK/clk_dcm_130m.v
BPSK/fifo_asyn_rrc.v
BPSK/i_filter.v
BPSK/arrange_data.v.bak
BPSK/fifo_asyn_rrc.v.bak
BPSK/mydds_mod.v.bak
BPSK/i_filter.v.bak
BPSK/8_modulate.v.bak
BPSK/b_8_modulate.v
BPSK/modulate_8psk_tf.v
BPSK/b_8_modulate.v.bak
BPSK/modulate_8psk_tf.v.bak
BPSK/ASYNC_FIFO_V5_1.v
BPSK/C_DA_FIR_V8_0.v
BPSK/DCM.v
BPSK/clk_dcm_26m.v
BPSK/clk_dcm_975m.v
BPSK/clk_dcm_26m.v.bak
BPSK/mix_up.v
BPSK/mix_up.v.bak
BPSK/clk_dcm_975m.v.bak
BPSK/BUFG.v
BPSK/IBUFG.v
BPSK/RomSin.v
BPSK/RomCos.v
BPSK/
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.