CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:ddrsdram_verilog

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [PDF]
  • 上传时间：
    2012-11-04
  • 文件大小：
    734.49kb
  • 已下载：
    0次
  • 提 供 者：
    陈****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

内附doc是DDR SDRAM 参考设计文档；model包含SDRAM Verilog的模型；simulation包含verilog测试平台、modelsim工程文、设计库函数；source包含verilog源文件；synthesis包含工程的综合文件　　。-Enclosing the doc is a DDR SDRAM reference design documentation　model contains SDRAM Verilog model　simulation with verilog test platform, modelsim project text, design library function　source contains the verilog source files　synthesis comprehensive document that contains the project.
相关搜索： Verilog SDRAM verilog SDRAM VERILOG ddr foundary mod Verilog DDR library verilog ddr verilog

(系统自动生成,下载前可以参看下载内容)

下载文件列表

model/mt46v4m16.v
route/ddr_sdram.csf
route/ddr_sdram.esf
route/ddr_sdram.psf
route/ddr_sdram.quartus
route/ddr_sdram.vqm
route/pll1.v
simulation/ddr_compile_all.v
simulation/ddr_sdram_tb.v
simulation/modelsim.ini
simulation/readme.txt
simulation/work/altclklock/verilog.psm
simulation/work/altclklock/_primary.dat
simulation/work/altclklock/_primary.vhd
simulation/work/ddr_command/verilog.psm
simulation/work/ddr_command/_primary.dat
simulation/work/ddr_command/_primary.vhd
simulation/work/ddr_control_interface/verilog.psm
simulation/work/ddr_control_interface/_primary.dat
simulation/work/ddr_control_interface/_primary.vhd
simulation/work/ddr_data_path/verilog.psm
simulation/work/ddr_data_path/_primary.dat
simulation/work/ddr_data_path/_primary.vhd
simulation/work/ddr_sdram/verilog.psm
simulation/work/ddr_sdram/_primary.dat
simulation/work/ddr_sdram/_primary.vhd
simulation/work/ddr_sdram_tb/verilog.psm
simulation/work/ddr_sdram_tb/_primary.dat
simulation/work/ddr_sdram_tb/_primary.vhd
simulation/work/mt46v4m16/verilog.psm
simulation/work/mt46v4m16/_primary.dat
simulation/work/mt46v4m16/_primary.vhd
simulation/work/pll1/verilog.psm
simulation/work/pll1/_primary.dat
simulation/work/pll1/_primary.vhd
simulation/work/_info
source/altclklock.v
source/ddr_Command.v
source/ddr_control_interface.v
source/ddr_data_path.v
source/ddr_sdram.v
source/Params.v
source/pll1.v
synthesis/synplicity/ddr_data_path.srm
synthesis/synplicity/ddr_data_path.srr
synthesis/synplicity/ddr_data_path.srs
synthesis/synplicity/ddr_data_path.tlg
synthesis/synplicity/ddr_data_path.xrf
synthesis/synplicity/ddr_sdram.prj
synthesis/synplicity/ddr_sdram.sdc
synthesis/synplicity/ddr_sdram.srm
synthesis/synplicity/ddr_sdram.srr
synthesis/synplicity/ddr_sdram.srs
synthesis/synplicity/ddr_sdram.tcl
synthesis/synplicity/ddr_sdram.tlg
synthesis/synplicity/ddr_sdram.vqm
synthesis/synplicity/ddr_sdram.xrf
synthesis/synplicity/ddr_sdram_cons.tcl
synthesis/synplicity/ddr_sdram_rm.tcl
doc/ddr_sdram.pdf
simulation/work/altclklock
simulation/work/ddr_command
simulation/work/ddr_control_interface
simulation/work/ddr_data_path
simulation/work/ddr_sdram
simulation/work/ddr_sdram_tb
simulation/work/mt46v4m16
simulation/work/pll1
simulation/work
synthesis/synplicity
model
route
simulation
source
synthesis
doc

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com