文件名称:FPGA5
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:338.6kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
此为用VHDL语言基于FPGA开发板的分频器源程序-This is the FPGA using VHDL language development board based on the source of the prescaler
(系统自动生成,下载前可以参看下载内容)
下载文件列表
5.4/clk_div24.asm.rpt
5.4/clk_div24.done
5.4/clk_div24.fit.rpt
5.4/clk_div24.fit.smsg
5.4/clk_div24.fit.summary
5.4/clk_div24.flow.rpt
5.4/clk_div24.map.rpt
5.4/clk_div24.map.summary
5.4/clk_div24.merge.rpt
5.4/clk_div24.pin
5.4/clk_div24.pof
5.4/clk_div24.qpf
5.4/clk_div24.qsf
5.4/clk_div24.qws
5.4/clk_div24.sim.rpt
5.4/clk_div24.sof
5.4/clk_div24.tan.rpt
5.4/clk_div24.tan.summary
5.4/clk_div24.vhd
5.4/clk_div24.vwf
5.4/db/clk_div24.(0).cnf.cdb
5.4/db/clk_div24.(0).cnf.hdb
5.4/db/clk_div24.asm.qmsg
5.4/db/clk_div24.asm_labs.ddb
5.4/db/clk_div24.cbx.xml
5.4/db/clk_div24.cmp.bpm
5.4/db/clk_div24.cmp.cdb
5.4/db/clk_div24.cmp.ecobp
5.4/db/clk_div24.cmp.hdb
5.4/db/clk_div24.cmp.logdb
5.4/db/clk_div24.cmp.rdb
5.4/db/clk_div24.cmp.tdb
5.4/db/clk_div24.cmp0.ddb
5.4/db/clk_div24.cmp_bb.cdb
5.4/db/clk_div24.cmp_bb.hdb
5.4/db/clk_div24.cmp_bb.logdb
5.4/db/clk_div24.cmp_bb.rcf
5.4/db/clk_div24.dbp
5.4/db/clk_div24.db_info
5.4/db/clk_div24.eco.cdb
5.4/db/clk_div24.eds_overflow
5.4/db/clk_div24.fit.qmsg
5.4/db/clk_div24.fnsim.cdb
5.4/db/clk_div24.fnsim.hdb
5.4/db/clk_div24.fnsim.qmsg
5.4/db/clk_div24.hier_info
5.4/db/clk_div24.hif
5.4/db/clk_div24.map.bpm
5.4/db/clk_div24.map.cdb
5.4/db/clk_div24.map.ecobp
5.4/db/clk_div24.map.hdb
5.4/db/clk_div24.map.logdb
5.4/db/clk_div24.map.qmsg
5.4/db/clk_div24.map_bb.cdb
5.4/db/clk_div24.map_bb.hdb
5.4/db/clk_div24.map_bb.logdb
5.4/db/clk_div24.merge.qmsg
5.4/db/clk_div24.pre_map.cdb
5.4/db/clk_div24.pre_map.hdb
5.4/db/clk_div24.psp
5.4/db/clk_div24.pss
5.4/db/clk_div24.rtlv.hdb
5.4/db/clk_div24.rtlv_sg.cdb
5.4/db/clk_div24.rtlv_sg_swap.cdb
5.4/db/clk_div24.sgdiff.cdb
5.4/db/clk_div24.sgdiff.hdb
5.4/db/clk_div24.signalprobe.cdb
5.4/db/clk_div24.sim.cvwf
5.4/db/clk_div24.sim.hdb
5.4/db/clk_div24.sim.qmsg
5.4/db/clk_div24.sim.rdb
5.4/db/clk_div24.sld_design_entry.sci
5.4/db/clk_div24.sld_design_entry_dsc.sci
5.4/db/clk_div24.syn_hier_info
5.4/db/clk_div24.tan.qmsg
5.4/db/wed.wsf
5.2/clk_div3.done
5.2/clk_div3.flow.rpt
5.2/clk_div3.map.rpt
5.2/clk_div3.map.summary
5.2/clk_div3.qpf
5.2/clk_div3.qsf
5.2/clk_div3.qws
5.2/clk_div3.sim.rpt
5.2/clk_div3.vhd
5.2/clk_div3.vwf
5.2/db/clk_div3.(0).cnf.cdb
5.2/db/clk_div3.(0).cnf.hdb
5.2/db/clk_div3.cbx.xml
5.2/db/clk_div3.cmp.rdb
5.2/db/clk_div3.dbp
5.2/db/clk_div3.db_info
5.2/db/clk_div3.eco.cdb
5.2/db/clk_div3.eds_overflow
5.2/db/clk_div3.fnsim.cdb
5.2/db/clk_div3.fnsim.hdb
5.2/db/clk_div3.fnsim.qmsg
5.2/db/clk_div3.hier_info
5.2/db/clk_div3.hif
5.2/db/clk_div3.map.bpm
5.2/db/clk_div3.map.cdb
5.2/db/clk_div3.map.ecobp
5.2/db/clk_div3.map.hdb
5.2/db/clk_div3.map.logdb
5.2/db/clk_div3.map.qmsg
5.2/db/clk_div3.map_bb.cdb
5.2/db/clk_div3.map_bb.hdb
5.2/db/clk_div3.map_bb.logdb
5.2/db/clk_div3.pre_map.cdb
5.2/db/clk_div3.pre_map.hdb
5.2/db/clk_div3.psp
5.2/db/clk_div3.pss
5.2/db/clk_div3.rtlv.hdb
5.2/db/clk_div3.rtlv_sg.cdb
5.2/db/clk_div3.rtlv_sg_swap.cdb
5.2/db/clk_div3.sgdiff.cdb
5.2/db/clk_div3.sgdiff.hdb
5.2/db/clk_div3.sim.cvwf
5.2/db/clk_div3.sim.hdb
5.2/db/clk_div3.sim.qmsg
5.2/db/clk_div3.sim.rdb
5.2/db/clk_div3.sld_design_entry.sci
5.2/db/clk_div3.sld_design_entry_dsc.sci
5.2/db/clk_div3.syn_hier_info
5.2/db/wed.wsf
5.2.2/clk_div7.done
5.2.2/clk_div7.flow.rpt
5.2.2/clk_div7.map.rpt
5.2.2/clk_div7.map.summary
5.2.2/clk_div7.qpf
5.2.2/clk_div7.qsf
5.2.2/clk_div7.qws
5.2.2/clk_div7.sim.rpt
5.2.2/clk_div7.vhd
5.2.2/clk_div7.vwf
5.2.2/db/clk_div7.(0).cnf.cdb
5.2.2/db/clk_div7.(0).cnf.hdb
5.2.2/db/clk_div7.cbx.xml
5.2.2/db/clk_div7.cmp.rdb
5.2.2/db/clk_div7.dbp
5.2.2/db/clk_div7.db_info
5.2.2/db/clk_div7.eco.cdb
5.2.2/db/clk_div7.eds_overflow
5.2.2/db/clk_div7.fnsim.cdb
5.2.2/db/clk_div7.fnsim.hdb
5.2.2/db/clk_div7.fnsim.qmsg
5.2.2/db/clk_div7.hier_info
5.2.2/db/clk_div7.hif
5.2.2/db/clk_div7.map.bpm
5.2.2/db/clk_div7.map.cdb
5.2.2/db/clk_div7.map.ecobp
5.2.2/db/clk_div7.map.hdb
5.2.2/db/clk_div7.map.logdb
5.2.2/db/clk_div7.map.qmsg
5.2.2/db/clk_div7.map_bb.cdb
5.2.2/db/clk_div7.map_bb.hdb
5.2.2/db/clk_div7.map_bb.logdb
5.2.2/db/clk_div7.pre_map.cdb
5.2.2/db/clk_div7.pre_map.hdb
5.2.2/db/clk_div7.psp
5.2.2/db/clk_div7.pss
5.2.2/db/clk_div7.rtlv.hdb
5.2.2/db/clk_div7.rtlv_sg.cdb
5.2.2/db/clk_div7.rtlv_sg_swap.cdb
5.2.2/db/clk_div7.sgdiff.cdb
5.2.2/db/clk_div7.sgdiff.hdb
5.2.2/db/clk_div7.sim.cvwf
5.2.2/db/clk_div7.sim.hdb
5.2.2/db/clk_div7.sim.qmsg
5.2.2/db/clk_div7.sim.rdb
5.2.2/db/clk_div7.sld_design_entry.sci
5.2.2/db/clk_div7.sld_design_entry_dsc.sci
5.2.2/db/clk_div7.syn_hier_info
5.2.2/db/wed.wsf
5.4/db
5.2/db
5.2.2/db
5.4
5.2
5.2.2
5.4/clk_div24.done
5.4/clk_div24.fit.rpt
5.4/clk_div24.fit.smsg
5.4/clk_div24.fit.summary
5.4/clk_div24.flow.rpt
5.4/clk_div24.map.rpt
5.4/clk_div24.map.summary
5.4/clk_div24.merge.rpt
5.4/clk_div24.pin
5.4/clk_div24.pof
5.4/clk_div24.qpf
5.4/clk_div24.qsf
5.4/clk_div24.qws
5.4/clk_div24.sim.rpt
5.4/clk_div24.sof
5.4/clk_div24.tan.rpt
5.4/clk_div24.tan.summary
5.4/clk_div24.vhd
5.4/clk_div24.vwf
5.4/db/clk_div24.(0).cnf.cdb
5.4/db/clk_div24.(0).cnf.hdb
5.4/db/clk_div24.asm.qmsg
5.4/db/clk_div24.asm_labs.ddb
5.4/db/clk_div24.cbx.xml
5.4/db/clk_div24.cmp.bpm
5.4/db/clk_div24.cmp.cdb
5.4/db/clk_div24.cmp.ecobp
5.4/db/clk_div24.cmp.hdb
5.4/db/clk_div24.cmp.logdb
5.4/db/clk_div24.cmp.rdb
5.4/db/clk_div24.cmp.tdb
5.4/db/clk_div24.cmp0.ddb
5.4/db/clk_div24.cmp_bb.cdb
5.4/db/clk_div24.cmp_bb.hdb
5.4/db/clk_div24.cmp_bb.logdb
5.4/db/clk_div24.cmp_bb.rcf
5.4/db/clk_div24.dbp
5.4/db/clk_div24.db_info
5.4/db/clk_div24.eco.cdb
5.4/db/clk_div24.eds_overflow
5.4/db/clk_div24.fit.qmsg
5.4/db/clk_div24.fnsim.cdb
5.4/db/clk_div24.fnsim.hdb
5.4/db/clk_div24.fnsim.qmsg
5.4/db/clk_div24.hier_info
5.4/db/clk_div24.hif
5.4/db/clk_div24.map.bpm
5.4/db/clk_div24.map.cdb
5.4/db/clk_div24.map.ecobp
5.4/db/clk_div24.map.hdb
5.4/db/clk_div24.map.logdb
5.4/db/clk_div24.map.qmsg
5.4/db/clk_div24.map_bb.cdb
5.4/db/clk_div24.map_bb.hdb
5.4/db/clk_div24.map_bb.logdb
5.4/db/clk_div24.merge.qmsg
5.4/db/clk_div24.pre_map.cdb
5.4/db/clk_div24.pre_map.hdb
5.4/db/clk_div24.psp
5.4/db/clk_div24.pss
5.4/db/clk_div24.rtlv.hdb
5.4/db/clk_div24.rtlv_sg.cdb
5.4/db/clk_div24.rtlv_sg_swap.cdb
5.4/db/clk_div24.sgdiff.cdb
5.4/db/clk_div24.sgdiff.hdb
5.4/db/clk_div24.signalprobe.cdb
5.4/db/clk_div24.sim.cvwf
5.4/db/clk_div24.sim.hdb
5.4/db/clk_div24.sim.qmsg
5.4/db/clk_div24.sim.rdb
5.4/db/clk_div24.sld_design_entry.sci
5.4/db/clk_div24.sld_design_entry_dsc.sci
5.4/db/clk_div24.syn_hier_info
5.4/db/clk_div24.tan.qmsg
5.4/db/wed.wsf
5.2/clk_div3.done
5.2/clk_div3.flow.rpt
5.2/clk_div3.map.rpt
5.2/clk_div3.map.summary
5.2/clk_div3.qpf
5.2/clk_div3.qsf
5.2/clk_div3.qws
5.2/clk_div3.sim.rpt
5.2/clk_div3.vhd
5.2/clk_div3.vwf
5.2/db/clk_div3.(0).cnf.cdb
5.2/db/clk_div3.(0).cnf.hdb
5.2/db/clk_div3.cbx.xml
5.2/db/clk_div3.cmp.rdb
5.2/db/clk_div3.dbp
5.2/db/clk_div3.db_info
5.2/db/clk_div3.eco.cdb
5.2/db/clk_div3.eds_overflow
5.2/db/clk_div3.fnsim.cdb
5.2/db/clk_div3.fnsim.hdb
5.2/db/clk_div3.fnsim.qmsg
5.2/db/clk_div3.hier_info
5.2/db/clk_div3.hif
5.2/db/clk_div3.map.bpm
5.2/db/clk_div3.map.cdb
5.2/db/clk_div3.map.ecobp
5.2/db/clk_div3.map.hdb
5.2/db/clk_div3.map.logdb
5.2/db/clk_div3.map.qmsg
5.2/db/clk_div3.map_bb.cdb
5.2/db/clk_div3.map_bb.hdb
5.2/db/clk_div3.map_bb.logdb
5.2/db/clk_div3.pre_map.cdb
5.2/db/clk_div3.pre_map.hdb
5.2/db/clk_div3.psp
5.2/db/clk_div3.pss
5.2/db/clk_div3.rtlv.hdb
5.2/db/clk_div3.rtlv_sg.cdb
5.2/db/clk_div3.rtlv_sg_swap.cdb
5.2/db/clk_div3.sgdiff.cdb
5.2/db/clk_div3.sgdiff.hdb
5.2/db/clk_div3.sim.cvwf
5.2/db/clk_div3.sim.hdb
5.2/db/clk_div3.sim.qmsg
5.2/db/clk_div3.sim.rdb
5.2/db/clk_div3.sld_design_entry.sci
5.2/db/clk_div3.sld_design_entry_dsc.sci
5.2/db/clk_div3.syn_hier_info
5.2/db/wed.wsf
5.2.2/clk_div7.done
5.2.2/clk_div7.flow.rpt
5.2.2/clk_div7.map.rpt
5.2.2/clk_div7.map.summary
5.2.2/clk_div7.qpf
5.2.2/clk_div7.qsf
5.2.2/clk_div7.qws
5.2.2/clk_div7.sim.rpt
5.2.2/clk_div7.vhd
5.2.2/clk_div7.vwf
5.2.2/db/clk_div7.(0).cnf.cdb
5.2.2/db/clk_div7.(0).cnf.hdb
5.2.2/db/clk_div7.cbx.xml
5.2.2/db/clk_div7.cmp.rdb
5.2.2/db/clk_div7.dbp
5.2.2/db/clk_div7.db_info
5.2.2/db/clk_div7.eco.cdb
5.2.2/db/clk_div7.eds_overflow
5.2.2/db/clk_div7.fnsim.cdb
5.2.2/db/clk_div7.fnsim.hdb
5.2.2/db/clk_div7.fnsim.qmsg
5.2.2/db/clk_div7.hier_info
5.2.2/db/clk_div7.hif
5.2.2/db/clk_div7.map.bpm
5.2.2/db/clk_div7.map.cdb
5.2.2/db/clk_div7.map.ecobp
5.2.2/db/clk_div7.map.hdb
5.2.2/db/clk_div7.map.logdb
5.2.2/db/clk_div7.map.qmsg
5.2.2/db/clk_div7.map_bb.cdb
5.2.2/db/clk_div7.map_bb.hdb
5.2.2/db/clk_div7.map_bb.logdb
5.2.2/db/clk_div7.pre_map.cdb
5.2.2/db/clk_div7.pre_map.hdb
5.2.2/db/clk_div7.psp
5.2.2/db/clk_div7.pss
5.2.2/db/clk_div7.rtlv.hdb
5.2.2/db/clk_div7.rtlv_sg.cdb
5.2.2/db/clk_div7.rtlv_sg_swap.cdb
5.2.2/db/clk_div7.sgdiff.cdb
5.2.2/db/clk_div7.sgdiff.hdb
5.2.2/db/clk_div7.sim.cvwf
5.2.2/db/clk_div7.sim.hdb
5.2.2/db/clk_div7.sim.qmsg
5.2.2/db/clk_div7.sim.rdb
5.2.2/db/clk_div7.sld_design_entry.sci
5.2.2/db/clk_div7.sld_design_entry_dsc.sci
5.2.2/db/clk_div7.syn_hier_info
5.2.2/db/wed.wsf
5.4/db
5.2/db
5.2.2/db
5.4
5.2
5.2.2
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.