文件名称:lab4
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:10.38kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
vhdl uart lab
ENTITY uart IS
PORT ( SIGNAL clock,reset : IN STD_LOGIC
SIGNAL sdatain : IN STD_LOGIC
SIGNAL oready, sdataout : INOUT STD_LOGIC
SIGNAL iready : INOUT STD_LOGIC
SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL charout : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL write, read : INOUT STD_LOGIC
SIGNAL sdatain_out : OUT STD_LOGIC
SIGNAL sdataout_out : OUT STD_LOGIC
SIGNAL reset_out : OUT STD_LOGIC
SIGNAL sample_clock_out : OUT STD_LOGIC )
END uart
-vhdl uart lab
ENTITY uart IS
PORT ( SIGNAL clock,reset : IN STD_LOGIC
SIGNAL sdatain : IN STD_LOGIC
SIGNAL oready, sdataout : INOUT STD_LOGIC
SIGNAL iready : INOUT STD_LOGIC
SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL charout : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL write, read : INOUT STD_LOGIC
SIGNAL sdatain_out : OUT STD_LOGIC
SIGNAL sdataout_out : OUT STD_LOGIC
SIGNAL reset_out : OUT STD_LOGIC
SIGNAL sample_clock_out : OUT STD_LOGIC )
END uart
ENTITY uart IS
PORT ( SIGNAL clock,reset : IN STD_LOGIC
SIGNAL sdatain : IN STD_LOGIC
SIGNAL oready, sdataout : INOUT STD_LOGIC
SIGNAL iready : INOUT STD_LOGIC
SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL charout : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL write, read : INOUT STD_LOGIC
SIGNAL sdatain_out : OUT STD_LOGIC
SIGNAL sdataout_out : OUT STD_LOGIC
SIGNAL reset_out : OUT STD_LOGIC
SIGNAL sample_clock_out : OUT STD_LOGIC )
END uart
-vhdl uart lab
ENTITY uart IS
PORT ( SIGNAL clock,reset : IN STD_LOGIC
SIGNAL sdatain : IN STD_LOGIC
SIGNAL oready, sdataout : INOUT STD_LOGIC
SIGNAL iready : INOUT STD_LOGIC
SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL charout : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)
SIGNAL write, read : INOUT STD_LOGIC
SIGNAL sdatain_out : OUT STD_LOGIC
SIGNAL sdataout_out : OUT STD_LOGIC
SIGNAL reset_out : OUT STD_LOGIC
SIGNAL sample_clock_out : OUT STD_LOGIC )
END uart
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart.vhd
sample_proc.vhd
freq_response.m
binsplit.m
concatenate.m
dec2twoscomp.m
fixerror.m
accuracytest.m
float2bin.m
generatecos.m
sendcos.m
sendwave.m
twoscomp2dec.m
fixmatlab.m
sample_proc.vhd
freq_response.m
binsplit.m
concatenate.m
dec2twoscomp.m
fixerror.m
accuracytest.m
float2bin.m
generatecos.m
sendcos.m
sendwave.m
twoscomp2dec.m
fixmatlab.m
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.