搜索资源列表
SPI3_8bit
- 一整套通用的用Verilog代码实现的SPI3接口（8bit接口）协议代码，包含ISE工程文件，本代码在Xilinx公司的FPGA上实现，并且有Modelsim仿真的源文件-SPI3 verilog code（including ISE project and modelsim code)
chuan2
- 用verilog HDL编写的并串转换模块，在ISE软件仿真过，也可综合-Prepared using verilog HDL and string conversion module, in the ISE software simulation, and can also be integrated
digitalclock
- Verilog数字时钟 实现24小时的监控，用七段码显示出来，包含时序图等 在ISE下仿真-digital clock Verilog
mac控制器
- mac控制器ip核，语言verilog,开发环境xilinx ise,quartus ii等
led_keyboard
- 用verilog语言实现键盘的移动扫描，这是基于ise实现的。 -Verilog language keyboard with a mobile scanner, which is based on the ise to achieve.
Framer
- ISE平台下的verilog的QC-LDPC编码，经仿真没有问题-ISE platform verilog QC-LDPC coding, no problems by simulation
all
- 基于FPGA的频率测试器的verilog HDL代码，测试范围1-10MHz，用XILINX公司的ISE软件打开。-Based on FPGA-frequency test the Verilog HDL code, test range 1-10MHz, with XILINX ISE software to open.
I2C_Master
- I2C总线verilog程序，已经过ISE调试成功-I2C bus verilog procedures, debugging success
serialcomuniactionsource_files
- 用于FPGA与232通信的编程设计，用VERILOG语言编写的，在ISE中仿真-232 communications for FPGA programming and design, using the VERILOG language in ISE Simulation
state
- 米勒解码器的状态转换模块。用verilog语言编写，ISE为开发环境-Miller decoder module of the state transition
mult_8b_for
- 本实验使用Verilog语言 通过FOR循环完成8bit乘法器功能，通过ISE仿真测试，可实现综合-Verilog language used in this experiment through the FOR cycle completed 8bit multiplier function, through the ISE simulation tests can be integrated
VerilogProject
- 开发环境为Xilinx的Ise,都是一些经典的Verilog工程实例，对初学者有一定借鉴意义！-verilog project under ise environment
CLK_5
- verilog实现时钟的奇数分频，通过ISE仿真。-verilog to achieve the odd clock frequency, by ISE simulation.
Average
- 利用ISE软件编写的求平均数的verilog程序，可以用来求平均数，用来对信号幅度的平均值进行计算-ISE software written request using the average of the verilog program can be used to seek the average used to calculate the average amplitude of the signal
cordic
- altera cordic ip core, 包含文档，完整设计，以及测试向量-altera coedic ip core, including the document, whole design, and the testbench.
clock_generator
- 基于FPGA的时间转换器的一个ISE工程，使用verilog语音-Converter based on FPGA time a ISE project, use the verilog voice
wumayi
- chipscope pro的工作原理、chipscope pro在实现高速误码测试时与其他各部分的接口关系、Verilog语言和ISE软件、chipscope pro在实现误码测试时的工作流程和调试办法-chipscope pro works, chipscope pro high-speed BER testing in other parts of the interface relations, Verilog language and ISE software, chipscope pr
lcd1602
- LCD1602的verilog代码，编译综合通过，用ISE打开，自己配置管脚后就烧录了，代码有详细注释，很好的学校资料-LCD1602 the verilog code, compilation and synthesis by using ISE to open their own after the burning of the pin configuration, the code has detailed notes, a good school information
key
- 用verilog写的按键消抖程序，经过验证的·····环境是ISE-Written with key debounce verilog program, proven environment is ISE
adder
- 用verilog语言描述的二级加法器，通过在ise环境下编译成功。-With the verilog language to describe the two adders, compiled by ise environment successfully.