搜索资源列表
silicon_ensemble
- 对著名的加密算法DES和AES的ASIC设计方案，对ASIC设计者有很好的参考价值。-Pairs of well-known encryption algorithms DES and AES, ASIC design, ASIC designers have a good on the reference value.
IHI0011A_AMBA_SPEC
- AMBA2.0规范. 研究和开发AHB总线相关的ASIC工程师可以参考-AMBA2.0 specifications. AHB bus-related research and development engineers can refer to the ASIC
S3C2440_H324
- 在现有的PSTN 网络上构建了一个嵌入式终端平台,该平台基于RISC 架构ARM 处理器S3C2440A,符合国际电联ITUT 建议的H.324 协议。此系统平台在原有的MCU+DSP 的架构基础上提出一种纯基于RISC 架构的ARM 处理器的可视电话 平台,该方案更加灵活, 可以用于现有的办公,家庭等环境.-Build a embedded platform of the ARM920T core RISC CPU S3C2440, which can connected to PST
asic_scrip_taiwan
- 台湾中山大学ASIC实验室综合脚本教程,对学习，编写ASIC综合脚本有很大帮助哈。-synthesize scr ipt guide for ASIC
speed-factor
- 电子产品软件验证越来越重要，通过加速硬件软件协同的目标、价值和方法充分证明-asic speed
SpringerHardwareSoftwareCoDesignofaMultimediaSOCPl
- 多媒体设备软硬件联合设计平台开发。pdf版。-This book is the outcome of a recent international collaborative research project aiming at developing both the hardware and software of a platform based SoC (System-on-Chip) architecture for embedded multimedia systems. Si
VHDL_Notes
- Notes ofn the VHDL. The VHDL (VHSIC Hardware Descr iptive language) is used for the design of ASIC, FPGA and CPLD integrated circuits-Notes ofn the VHDL. The VHDL (VHSIC Hardware Descr iptive language) is used for the design of ASIC, FPGA and CPLD i
fjq2
- CPLD 支持在系统可编程( ISP) 技术, ISP 技术是 通信专用集成电路设计的一种最新设计方法, 它使得数 字电路设计、生产和维护发生革命性的变化[1 ]。本文对 数字语音通信系统中的复接ö 分接器进行了详细的设计 分析, 并利用软件MAX+ PLU S II 和V erilog- HDL 语 言进行具体的仿真和设计。-CPLD supports in-system programmable (ISP) technology, ISP Communicatio
RAM
- this code is for the ram blocks and it is very essential if you are going to implement asic
hex_vs_asic
- hex到asic,以及asic到hex的verilog转换模块，全组合逻辑，单周期完成。-hex to asic, as well as the asic to the hex of the verilog conversion module, the whole combination of logic, single-cycle completion.
ASIC______
- ASIC design and synthesis
SYNTHESIS
- 芯片综合技术介绍,基于synopsys design complier 工具-synthisis for ASIC
testbench_vantage
- 芯片设计验证测试技术方法，基于verilog语言-testbench for ASIC Design, Verilog
Xilinx_question
- ：ISE5.1i是Xilinx推出的具有ASIC-strength的设计工具，它充分发掘了VirtexⅡPro系列芯片的潜力；Virtex-II Pro 系列芯片的密度是从40,000门到8,000,000门。同4.1i相比，设计人员在编译时所花的时间得到了成倍提高（从100,000/min增加到200,000门/min）并且在器件速度上增加了40 。-: ISE5.1i is a Xilinx introduced a ASIC-strength design tools, which ful
E8051_256
- This contains the main-level VHDL files required for an example complete, ready-to-use, FPGA/ASIC 8051 microcontroller. The corresponding main schematic can be found in the Schematics folder, and a technical descr iption of the e8051 core inter
1652s_2
- The AT76C901 is highly integrated ASIC that can be used as a part of a wireless phone that utilizes an 802.11 LAN-based wireless medium and carries Voice over IP (VoIP) packets. Specified in this datasheet, an ARM® processor-based subsystem (
RTL865251C_Datasheet_Preliminary_V1.0
- The RTL8652 is an integrated System-on-a-Chip (SoC) Application Specific Integrated Circuit (ASIC) that implements a L2 switch, L3 routing, and L4 NAT functions.
FPGA
- 基于FPGA哥专用芯片双核心处理，MB86S02 CMOS 视频采集实现嵌入式视频采集与处理的设计过程-FPGA-based ASIC dual-core processing Colombia, MB86S02 CMOS video capture video capture and processing of embedded design process
SPC3_app_example
- vpc3+c C file, it contains procedures fo asic vpc3
memtest
- 在数字系统中，一般存在多个芯片，利用不同的特点用于实现不同的功能，一般都包含CPU,FPGA,AD,DA,memory，ASSP（专用标准模块）,ASIC等。CPU用于进行智能控制，FPGA进行硬件算法处理和多设备接口，AD进行模数转换，DA进行数模转换，memory存储临时数据。因此，FPGA如何与其他芯片进行通讯是重要的设计内容。数据输入，数据输出，双向通讯，指令传递，地址管理，不同时钟的异步通讯问题等等都需要处理。最基本的MEMORY如SRAM(128KX8bbit静态存储器628128)