搜索资源列表
Am29lv160d
- 在逻辑的系统仿真中使用的FLASH模型(AMD的Am29lv160d),包括VHDL代码文件和verilog代码文件和testbench,并且有相应的pdf说明文档。-In the logic system used in FLASH simulation model (AMD s Am29lv160d), including VHDL and Verilog source code files of documents and testbench, and the corresponding
micron_sdram_simulation_model
- micron各种规格的SDRAM的仿真模型及详细设计资料,基于verilog语言。-micron variety of SDRAM simulation model and detailed design information, based on the verilog language.
ddrsdram_verilog
- 内附doc是DDR SDRAM 参考设计文档;model包含SDRAM Verilog的模型;simulation包含verilog测试平台、modelsim工程文、设计库函数;source包含verilog源文件;synthesis包含工程的综合文件 。-Enclosing the doc is a DDR SDRAM reference design documentation model contains SDRAM Verilog model simulation with veri
M25P32_VG_12_50MHZ
- Serail Nor Flash Memory Model
i2c_model.tar
- I2C EEPROM verilog simulation model
timer
- 淺顯易懂的學習verilog程式基礎範例以時鐘為示範-Learn easy to understand the basic Verilog code for an example of a clock model
pll_verilog
- verilog model of a P-verilog model of a PLL
sdram_samsung
- 三星SDRAM的verilog模型的完整源码-Verilog model of Samsung SDRAM complete source
iic
- 一个verilog源代码,可用ISE等实现,功能为I2C接口标准建模。-A verilog source code, can be used, such as the realization of ISE, the functional model for the I2C interface standard.
s1_core.tar
- SPARC model verilog HDL
57578886i2c_slave
- i2c总线从模式的verilog实现 适合研究i2c的同志参考-i2c bus from verilog model for study of the realization of comrades i2c reference
BP062-BU-01000-r0p0-00rel0[1][1].tar
- AXI协议检查器,由ARM公司开发对于想开发AXI master和slave模型的ASIC设计人员非常有用!-AXI protocol checker, developed by ARM to develop for the AXI master and slave model is very useful ASIC designers!
des_Vhdl
- VHDL & Verilog Synthesizable model of the Data Encryption Standard (DES)
spasion_flash_verilog_model
- verilog模型,用于仿真flash,可以快速地看懂-verilog model for flash controller specified for spasion flash, please download it look at it
Flash
- 三星flash编程Verilog程序,单页编程,支持K9K4G08芯片-Samsung' s flash programming Verilog program, single-page programming, support K9K4G08 chip
Ipcoredesign
- 微电子/软硬IP核设计:IP核脚本指南,模型开发指南-Microelectronics/soft and hard IP core design: IP core scr ipting Guide, Model Development Guide
eeprom
- EEPROM模块源代码,希望对大家有用,方便交流-EEPROM model
eeprm
- verilog编写的EEPROM代码,包括我们最常用的AT24C02/24C04/24C08/24C16-eeprm is a verilog HDL behavioral model for AT24C02/4/8/16
SinglecycleCPU
- 用Verilog实现一个简单的单周期CPU,并运行Quicksort程序以验证正确性。-This file is written in Verilog to achieve a single cycle processor. It can run in Quartus2.
74hc74
- 带使能和清零端的D触发器,Verilog实现,有实验说明文档。-With a clear end to enable and D flip-flop, Verilog implementation, there is experimental documentation.