搜索资源列表
IS61LV6416L.v
- ISSI 61系列门级仿真源代码 (很难找的哦)-ISSI 61 serial Verilog model
IS61LV10248
- IS61LV10248器件的modelsim 仿真模型-IS61LV10248 Verilog model for modelsim
serialports2
- 使用verilog以及VHDL编写的将串口数据转换为32位并口数据,作为FPGA和DSP接口使用(DSP型号:6205)-Use verilog and VHDL will be prepared by a 32-bit serial data into parallel data, as the FPGA, and DSP interface (DSP Model: 6205)
DirectX_Updater
- Do I HAVE to backannotate to use these models? No but, to ensure correct results, you must pass the correct values to the models s generics. This can be done by editing the model s instantiations in your netlist. SDF backannotation may be easier
Verilog1C21B21A4_1237797332
- Verilog HDL Introduction 1.1 Verilog HDL Introduction 1.2 The basic concept of using the Verilog 1.3 Verilog HDL design concept of modular and hierarchical 1.4 Gate-level design module 1.5 data processing module design 1.6 Behavior Model
Verilog_testbench
- 介绍在FPGA广泛使用的Verilog语言以及如何编写高效的testbench,让仿真更加接近实际模型。-Introduction widely used in FPGA Verilog language and how to write effective testbench, so that a more realistic simulation model.
Altera_IP_verilog
- Altera IP的产生与实现。定制一个8B10B编码器,采用verilog语言建立仿真模型,并验证。-Altera IP generation and implementation. Customize a 8B10B encoder, using verilog language, a simulation model, and verify.
VHDLvsVerilog
- This document is in two parts. The first part takes an unbiased view of VHDL and Verilog by comparing their similarities and contrasting their differences. The second part contains a worked example of a model that computes the Greatest Common Divisor
adder2
- 此源代码是基于Verilog语言的持续赋值方式定义的 2 选 1 多路选择器 、阻塞赋值方式定义的 2 选 1 多路选择器、非阻塞赋值、阻塞赋值、模为 60 的 BCD码加法计数器 、模为 60 的 BCD码加法计数器、BCD码—七段数码管显示译码器、用 casez 描述的数据选择器、隐含锁存器举例 ,特别是模为 60 的 BCD码加法计数器,这是我目前发现的最优源代码,应用于解码器领域。-This source code is based on the Verilog language def
RISCcpu
- this verilog model of RISC CPU-this is verilog model of RISC CPU
sr_flipflop
- sr_flipflop verilog model
Verilog_USB_IN
- USB in 模型,作为输入,包括基于Altera的工程、源码、固件,使用Verilog-USB in model, as input, including the Altera-based project, source code, firmware, Verilog
arithmetic-logic-unit
- 该文档很好的讲述了运算逻辑单元和他们的verilog模型的设计-The document describes a good arithmetic logic unit and their model design verilog
eprom
- Verilog编写的eprom仿真模型,包括testbench文件和测试用bin文件-Write eprom Verilog simulation model, including the testbench file and bin file for testing
coding_and_synthesis_with_verilog
- In the semiconductor and electronic design industry, Verilog is a hardware descr iption language (HDL) used to model electronic systems. Verilog HDL, not to be confused with VHDL (a competing language), is most commonly used in the design, verificati
VerilogHDL
- 一部很好的学习Verilog HDL语言的书。包含:基本语法、不同抽象级别的Verilog HDL模型 、基本运算逻辑和它们的Verilog HDL模型 等。-A good book to learn Verilog HDL language. Include: basic syntax, different levels of abstraction of Verilog HDL models and their basic arithmetic logic Verilog HDL model
RSIC_CPU2
- 这是一个用verilog编写的RSIC CPU模型,几个必要的模块都已经齐全,有兴趣的可以再完善更多的功能-This is a verilog written RSIC CPU model, several necessary modules are already complete, are interested in more features can be further improved
intel_8088_Verilog
- 完整的intel 8088架构的Verilog代码模型文件。包括仿真运行结果。-Intel 8088 architecture Verilog code model files. Including the simulation run results.
rxtx
- 使用Verilog语言实现的rx转tx,下载使用的时候请您关注下你的所选的FPGA的型号-Use Verilog language rx turn tx, download your concern under the model of the selected FPGA
txrx
- 使用Verilog语言实现的tx转rx,下载使用的时候请您关注下你的所选的FPGA的型号-Use Verilog language tx turn rx, download your concern under the model of the selected FPGA