搜索资源列表
fifo
- verilog实现fifo，ise中仿真，chipscope调试-verilog achieve fifo, ise in the simulation, chipscope debugging
FIFO
- 基于fpga的fifo的设计与实现，好东西，希望大家喜欢-Fpga-based design and implementation of fifo, good things, hope you like
FIFO-LRU-OPT-Clock
- 页面置换算法，FIFO，LRU，OPT，NUR。-Page replacement algorithm
fifo
- Verilog HDL实现复杂逻辑设计FIFO-Verilog HDL to achieve FIFO
fifo
- 详细介绍了fifo深度计算的方法，fifo深度的计算是面试中常被问到的问题！-Fifo depth details of the method of calculation, fifo depth calculation is frequently asked interview questions!
quartusII-FIFO
- 教你如何用QuartusII软件设计FIFO-us QuartusII design FIFO
fifo—VHDL
- good use of fifo first in first out
FIFO单时钟经典设计
- FIFO最经典的单时钟设计，代码简洁，可以很快的移植
Fifo c code for MCU
- Generic c code for Fifo, meant for embedded development.
CY7C68013 Slave FIFO
- CY7C68013 Slave FIFO
FIFO Design
- 异步fifo设计经典文章，可作为异步fifo设计基础导读(Asynchronous FIFO design classic article, can be used as the basis for asynchronous FIFO Design Guide)
fifo
- 一个简单的FIFO实现，基于STM32的UART+DMA方式。(A simple FIFO implementation, based on the STM32 UART+DMA approach.)
fifo
- 异步FIFO 输入: 16bit 输出:16bit 深度:256(Asynchronous FIFO Input: 16bit Output: 16bit Depth: 256)
FIFO
- 用verilog语言的实现FIFO存储器，以先进先出的方式处理数据(The FIFO memory is implemented in Verilog language, and data is processed in FIFO)
Synchronous FIFO
- 用16*8 RAM实现一个同步先进先出（FIFO）队列设计。由写使能端控制该数据流的写入FIFO，并由读使能控制FIFO中数据的读出。写入和读出的操作由时钟的上升沿触发。当FIFO的数据满和空的时候分别设置相应的高电平加以指示(mplementation of a synchronous first in first out (FIFO) queue design with 16*8 RAM. A write FIFO that controls the data stream by writi
FIFO
- FIFO的功能众所周知，非常好的处理时序问题。(The functions of FIFO are known to be very good at dealing with timing problems.)
SCI.fifo
- DSP2812SCI通信程序，采用 fifo模式(DSP2812SCI communication procedures, using fifo mode)
FIFO Design Using Verlilog
- DFF with fifo concepts
FIFO Details
- FIFO Design PDF files
fifo
- 学习Clifford_E论文之后完成的异步FIFO，可以完成异步时钟下的数据同步(After learning Clifford_E paper, the asynchronous FIFO can be completed under asynchronous clock data synchronization)