搜索资源列表
zbt_rd_vhdl_str_v1.0.0
- ddr2 controller功能控制,里面有四个模块
vga_control
- vga 控制器的verilog 源码 ,fpga上可实现图片的显示-vga controller Verilog source code, fpga achievable picture display
Xil3SD1800A_MIG_simplifiedUI_vlog_v92
- verilog 实现的spartan 3A dsp start kit DDR2 SDRAM 控制器-verilog achieved spartan 3A dsp start kit DDR2 SDRAM controller
TMS320C6455
- tms320c6455 High-Performance Fixed-Point DSP TMS320C64x+™ DSP Core Enhanced VCP2 Enhanced Turbo Decoder Coprocessor (TCP2) 64-Bit External Memory Interface (EMIFA) Four 1x Serial RapidIO® Links (or One 4x), DDR2 Memory Controll
c_xapp858
- 这是xilinx应用指南xapp858的中文版本。本应用指南介绍了用于实现高性能 DDR2 SDRAM 接口的控制器和数据采集技术。本数据采集技术使用了每一个 Virtex™ -5 I/O 都具有的输入串行器/ 解串器 (ISERDES) 和输出双倍数据速率 (ODDR) 的功能。-This is the xilinx application note xapp858 the Chinese version. This application note describes the i
the_design_and_realization_of_DDR2-SDRAM_controlle
- ddr2控制器的设计与实现,详细介绍了其结构和思想-the design and realization of DDR2-SDRAM controller
spart6_ddr2_example_source
- 这是目前比较新的平台spart6上的MCB的实例,spart6内置一个DDR2的控制器,对于需要用到新平台的朋友,有一定的帮助。-This is a relatively new platform spart6 instance on the MCB, spart6 built a DDR2 controller, need to use a new platform for friends, have some help.
DDRsdram2
- 一个DDR2 的控制器源码,它是由LATTICE的编译器生成。-A DDR2 controller source code, which is generated by the compiler LATTICE.
DDRCHv11
- Source code for ddr2 dram controller for BEEE
ddr2_sodimm_x64_333MHz_hp2
- DDR2内存条(sodimm封装)的控制器设计-DDR2 controller for sodimm
2048Mb_ddr2_verilog_model
- ddr2 verilog model,用于验证DDR2 Controller。-DDR2 Verilog model, and used to verify the DDR2 Controller.
ddr2_sdram_latest[1].tar
- ddr2 sdram 控制器的vhdl源码,并包括了ddr2 sdram芯片的仿真模型-DDR2 sdram controller VHDL source code and ddr2 sdram simulation module
ug_ddr_sdram
- DDR and DDR2 SDRAM Controller Compiler 的用户向导-DDR and DDR2 SDRAM Controller Compiler User Guide
DDDRR2_sdrramD
- DDR2 的控制器,它是由由LATTICE的编译器生成。 -DDR2 controller, which is generated by by LATTICE the compiler.
ddr2_v5
- 基于FPGA v5的ddr2-sdram控制器的设计verilog-Based on FPGA v5 of ddr2-sdram controller design verilog
DDR2_Control
- 本文档以Siga-S16 Spartan 6的FPGA开发板为例,为大家介绍用MIG工具生成DDR2控制器,并用ChipScope调试DDR2读写的方法。 -This document in the FPGA development board Siga-S16 Spartan 6 as an example, to introduce the formation of DDR2 controller with the MIG tool, and use the debug method of
video_center_scan_scaler_alpha_blend
- 本工程实现两路视频信号阿尔法通道混合(alpha blend), 视频信号黑点中心 点扫描定位,期间用到视频帧缓存(frame cache)、视频信号缩放(scaler)等,且用到ram、DDR2等作为缓存,是很值得参考的视频图像处理工程。-scaler,alpha blend,ddr2 controller,center scan, frame cache, dpram, etc by verilog, include code and discr iption
t2_hpc
- 通过调用ddr2控制器,实现数据搬运功能,Verilog语言-ddr2 controller data handling capabilities
ddr
- ddr2控制器设计,适用于xilinx fpga,内含IP软核 -ddr2 controller design for xilinx fpga, embedded IP soft core
vip_ex2
- 特权同学开发板上的例程,DDR2控制器集成与读写测试(The routines on the privileged students' development board, DDR2 controller integration and reading and writing tests)