搜索资源列表
dds
- 一个可用的很不错的DDS 频率合成程序,用VHDL语言编写-Available is a good DDS frequency synthesis procedures, using VHDL language
dds
- 利用EDA硬件描述语言来实现DDS功能,利用VC++6.0实现sinx,cosx数据的采集,用quart2软件为载体实现-The use of EDA hardware descr iption language to achieve the DDS functions, using VC++6.0 to achieve sinx, cosx data collection, software used as the carrier to achieve quart2
dds
- DDS数字频率合成器,使用很方便,整个工程下载,vhdl语言-DDS digital frequency synthesizer, using the very convenient to download the whole project, vhdl language
dds
- DDS设计采用51单片机 用C语言编程 适合毕业设计等小型设计-dshsjhsjsjfjfjrj dyuiytoyulhfk
dds
- 基于DAC0832的单片机模拟DDS低频信号-DAC0832-based simulation of single-chip low-frequency signals DDS
DDS
- 该程序为用C语言控制DDS芯片,该程序已经通过了验证-The procedures for the use of C language to control DDS chips, the verification procedures have been adopted
MSP430-DDS
- 有关430单片机写dds的程序 帮助需要者学习-djfgwegfksdgfigr
DDS
- 基于c8051f020的DDS调试,采用的芯片为AD8951-C8051f020 the DDS-based debugging, the chip used for the AD8951
DDS
- A simple VHDL implementation of a DDS on Xilinx Spartan 3E Starter Kit development board
dds
- fpga利用dds原理,产生正弦波,简单实用,成本低-fpga using dds principle, have a sine wave
DDS
- FPGA实现直接数字频率合成(DDS),使用EP1C3T144C8通过调试-Cyclone,aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
dds
- DDS文件夹内的程序,完成直接数字频率合成功能,有正弦,三角,方波三种波形,并能扫频. 可通过键盘操作设置频率参数和选择波形种类和控制运行. 由两部分组成,"C"文件夹内,是用于在 51 单片机上运行的 C语言程序, "Verilog"文件夹内,是用Verilog语言编写的 FPGA 程序-ewfreytrgrwf reggwrter rgterthhrgdfs rgdgf egrthg rgreaf rtgerf srfefsf frafgsf frghrsrgwgt
DDS
- 基于dds的函数发生器和基于matlab的扫雷游戏-Dds-based function generator and the mine-based game matlab
DDS
- dds 正弦信号发生器步进100HZ 最高频率可达900kHZ 最低频率可大2.3Khz-dds signal generator sin walingbeam 100HZ
DDS
- 基于DDS原理的几种信号发生器的设计的几篇论文,使用FPGA平台或者FPGA和PC共同平台实现-DDS-based signal generator several principles of design, the use of FPGA or FPGA platform and a common platform PC
dds
- 如何利用FPGA产生DDS调频信号 很具体的-How to make use of DDS generated FM signal FPGA specific
DDS
- 基于Verilog的dds设计,已经经过调试,可直接使用-Dds of Verilog-based design, has been testing can be used directly
dds
- 用VERILOG语言实现的dds(直接数字频率合成器)-VERILOG language with the dds (DDS)
dds
- dds信号发生系统 有电路图和程序 希望对大家有帮助-dds signal circuit system and procedures, we hope to help
DDS
- 基于FPGA的DDS程序,可产生任意频率任意相位的波形-FPGA-based DDS program, can generate any frequency arbitrary waveform phase