搜索资源列表
MXIC-SPIFlash-Model
- Verilog based simluation model for MXIC SPI Flash.
Micron_SDRAM_DDR2Simulation_mo
- DDR2 SDRAM仿真模型，适合于ModelSim下工作，请先阅读readme,DDR2 SDRAM Simulation Model which is suitable for modelsim. Please read readme file firstly.
eeprom_i2c.tar.gz
- I2C EEPROM verilog simulation model,I2C EEPROM verilog simulation model
pll.rar
- 模拟锁相环（apll）的一些simulink模型,Analog phase-locked loop (apll) some simulink model
Altera_DDR_controller_core
- Altera DDR SDRAM控制器完整Verilog代码包，包括Verilog源代码，Doc说明文档，仿真DDR芯片模型，仿真testbench等-Altera DDR SDRAM Controller. Verilog source codes, descr iption documents, DDR verilog model and simulation testbench are all included.
Omnivision SCCB interface verilog model
- Omnivision SCCB interface verilog model
ddc
- DDC仿真模型，利用systemgenerator实现数字下变频-DDC simulation model, the use of digital down-conversion systemgenerator
PWM256
- Verilog 所寫的可程式 PWM 信號產生器. 特點是設定參數時不會產生Glitch現象. 包含二個 .do 檔給 model*sim 幫助編譯及模擬.-A PWM generator writing in Verilog. This module will generate glitch while changing the setting. Including 2 .do files which can help compiling and simulating in the model
Am29lv160d
- 在逻辑的系统仿真中使用的FLASH模型（AMD的Am29lv160d），包括VHDL代码文件和verilog代码文件和testbench，并且有相应的pdf说明文档。-In the logic system used in FLASH simulation model (AMD s Am29lv160d), including VHDL and Verilog source code files of documents and testbench, and the corresponding
micron_sdram_simulation_model
- micron各种规格的SDRAM的仿真模型及详细设计资料，基于verilog语言。-micron variety of SDRAM simulation model and detailed design information, based on the verilog language.
SD_Host_Model_513_02
- 可做SD的simulation model-SD can do the simulation model
sdram
- artera 的一个SDRAM 模型（verilog）-artera an SDRAM model [verilog]
l52a_nand_model
- 美光64GB nand flash 模型 verilog-micron 64GB nand flash verilog module
MX29LV160DTB
- 29LV160或8/16位16Mbit的FLASH防真模型，Verilog语言编写-29LV160 or 8/16 anti-FLASH 16Mbit the true model, Verilog language
sdr-sdram-(verilog)
- Altera的SDR SDRAM模型，verilog实现，带说明书文件以及仿真文件、SDRAM原型文件。-Altera' s SDR SDRAM model, verilog implementation, with manual files and simulation files, SDRAM prototype file.
Verilog-Round-Robin-Arbiter-Model.tar
- Verilog Round Robin Arbiter Model
verilog-encoder
- JPEG的編碼器 使用VERILOG以硬體實現 也使用MODEL模擬驗證-JPEG encoder using the VERILOG hardware implementation is also used to simulate authentication MODEL
24xx04 Verilog Model
- verilog model for 24xx04
VERILOG HDL快速入门 (中文)
- 《Verilog HDL入门（第3版）》从语言特点和建模应用两个方面出发，对Verilog语言的基本概念进行了全面深入的讲解，为每一种语言结构提供了大量的例子，并且举例说明了如何使用多种语言结构来构造硬件模型。(Verilog HDL Introduction (Third Edition) "starting from the two aspects of language features and modeling application, the basic concept of
axi slave model
- axi slave model,verilog源码